From WikiChip
Difference between revisions of "bit-slice microprocessor"

m (Reverted edits by ChipIt (talk) to last revision by At32Hz)
Line 41: Line 41:
 
||
 
||
 
|| {{ti|SN54AS888}}<br />{{ti|SN74AS888}}
 
|| {{ti|SN54AS888}}<br />{{ti|SN74AS888}}
||
+
|| {{fairchild|100K}}
 
||
 
||
 
|| {{rca|EPIC}}
 
|| {{rca|EPIC}}

Revision as of 06:36, 27 May 2017

A bit-slice microprocessor (BSM) is a microprocessor designed as a module with the primary purpose of being able to assemble multiple identical such microprocessors to form a larger processor of some desired word size. Bit-slice microprocessors can be cascaded to produce any conventional (e.g. 4-bit, 8-bit, 16-bit) as well as unconventional word sizes (e.g. 10-bit, 12-bit, 16-bit). A notable advantage of a BSM over discrete logic components is the fact that most connections are internal to the chip with only few connections being external.

A departure from normal microprocessors is that fact that many bit-slice chips do not have an instruction set architecture. Such bit slicing systems allow designers to create their own architecture and other key characteristics such as I/O pins and address width. This flexibility of course came with overall more expensive system and larger amount of ICs.

bit-slice microprocessors

Word size Microprocessors
Intel National AMD MMI TI Fairchild Motorola RCA
2-bit 3000
4-bit IMP-4 Am2900 5700 SBP0400 9400
4700
10800 74181
8-bit IMP-8 SN54AS888
SN74AS888
100K EPIC
16-bit IMP-16 Am29100
32-bit Am29300


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.