Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
|codename||Neoverse N1 +|
|core count||4 +, 8 +, 16 +, 32 +, 64 +, 96 + and 128 +|
|designer||ARM Holdings +|
|first launched||February 20, 2019 +|
|full page name||arm holdings/microarchitectures/neoverse n1 +|
|instance of||microarchitecture +|
|instruction set architecture||ARMv8.2 +|
|microarchitecture type||CPU +|
|name||Neoverse N1 +|
|pipeline stages||11 +|
|process||7 nm (0.007 μm, 7.0e-6 mm) +|