From WikiChip
Cortex-A8 - Microarchitectures - ARM
< arm holdings
Revision as of 01:21, 30 December 2018 by David (talk | contribs)

Edit Values
Cortex-A8 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ManufacturerTSMC
IntroductionOctober 5, 2005
Process65 nm, 45 nm
Succession

Cortex-A8 (codename Tiger) is the successor to the ARM11, a low-power performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as an IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A8 was designed by the Arm Austin design center.

Architecture

The Cortex-A8 was the first application processor from the Cortex family. It is also Arm's first superscalar, dual-issue microprocessor.

Key changes from ARM11

  • 65 nm process (from 90 nm)
  • ARMv7 (from ARMv6)
    • Support for NEON (ASIMD)
  • ARM reported 2.0 DMIPS/MHz (up from 1.2 DMIPS/MHz)
  • First superscalar design
    • dual-issue (from single-issue)
    • in-order
    • 13-stage pipeline (up from 8 stages)
    • Targets frequency up to 1 GHz
  • First NEON implementation
    • 10-stage pipeline
  • Dedicated private L2 cache
codenameCortex-A8 +
designerARM Holdings +
first launchedOctober 5, 2005 +
full page namearm holdings/microarchitectures/cortex-a8 +
instance ofmicroarchitecture +
manufacturerTSMC +
microarchitecture typeCPU +
nameCortex-A8 +
process65 nm (0.065 μm, 6.5e-5 mm) + and 45 nm (0.045 μm, 4.5e-5 mm) +