Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a8"
| Line 8: | Line 8: | ||
|process=65 nm | |process=65 nm | ||
|process 2=45 nm | |process 2=45 nm | ||
| + | |type=Superscalar | ||
| + | |type 2=Pipelined | ||
| + | |oooe=No | ||
| + | |speculative=Yes | ||
| + | |stages=13 | ||
| + | |decode=2-way | ||
| + | |isa=ARMv7 | ||
| + | |feature=ASIMD | ||
|predecessor=ARM11 | |predecessor=ARM11 | ||
|predecessor link=arm_holdings/microarchitectures/arm11 | |predecessor link=arm_holdings/microarchitectures/arm11 | ||
Revision as of 01:22, 30 December 2018
| Edit Values | |
| Cortex-A8 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | October 5, 2005 |
| Process | 65 nm, 45 nm |
| Pipeline | |
| Type | Superscalar, Pipelined |
| OoOE | No |
| Speculative | Yes |
| Stages | 13 |
| Decode | 2-way |
| Instructions | |
| ISA | ARMv7 |
| Succession | |
Cortex-A8 (codename Tiger) is the successor to the ARM11, a low-power performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as an IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A8 was designed by the Arm Austin design center.
Architecture
The Cortex-A8 was the first application processor from the Cortex family. It is also Arm's first superscalar, dual-issue microprocessor.
Key changes from ARM11
- 65 nm process (from 90 nm)
- ARMv7 (from ARMv6)
- Support for NEON (ASIMD)
- ARM reported 2.0 DMIPS/MHz (up from 1.2 DMIPS/MHz)
- First superscalar design
- dual-issue (from single-issue)
- in-order
- 13-stage pipeline (up from 8 stages)
- Targets frequency up to 1 GHz
- First NEON implementation
- 10-stage pipeline
- Dedicated private L2 cache
Facts about "Cortex-A8 - Microarchitectures - ARM"
| codename | Cortex-A8 + |
| designer | ARM Holdings + |
| first launched | October 5, 2005 + |
| full page name | arm holdings/microarchitectures/cortex-a8 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv7 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A8 + |
| pipeline stages | 13 + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + and 45 nm (0.045 μm, 4.5e-5 mm) + |
