From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a73"
< arm holdings

(Architecture)
m
 
(2 intermediate revisions by 2 users not shown)
Line 12: Line 12:
 
|successor link=arm_holdings/microarchitectures/cortex-a75
 
|successor link=arm_holdings/microarchitectures/cortex-a75
 
}}
 
}}
'''Cortex-A73''' (codename '''Artemis''') is the successor to the {{armh|Cortex-A72|l=arch}}, a low-power high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A73, which implemented the {{arm|ARMv8}} ISA, is the a performant core which is often combined with a number of lower power cores (e.g. {{\\|Cortex-A53}}) in a {{armh|big.LITTLE}} configuration to achieve better energy/performance.
+
'''Cortex-A73''' (codename '''Artemis''') is the successor to the {{armh|Cortex-A72|l=arch}}, a low-power high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the mobile market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A73, which implemented the {{arm|ARMv8}} ISA, is the performance core which is often combined with a number of lower power cores (e.g. {{\\|Cortex-A53}}) in a {{armh|big.LITTLE}} configuration to achieve better energy/performance.
  
 
== Compiler support ==
 
== Compiler support ==

Latest revision as of 23:49, 4 April 2021

Edit Values
Cortex-A73 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ManufacturerTSMC
IntroductionMay 29, 2016
Instructions
ISAARMv8
Succession

Cortex-A73 (codename Artemis) is the successor to the Cortex-A72, a low-power high-performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A73, which implemented the ARMv8 ISA, is the performance core which is often combined with a number of lower power cores (e.g. Cortex-A53) in a big.LITTLE configuration to achieve better energy/performance.

Compiler support[edit]

Compiler Arch-Specific Arch-Favorable
Arm Compiler -mcpu=cortex-a73 -mtune=cortex-a73
GCC -mcpu=cortex-a73 -mtune=cortex-a73
LLVM -mcpu=cortex-a73 -mtune=cortex-a73

If the Cortex-A73 is coupled with the Cortex-A53 in a big.LITTLE system, GCC also supports the following option:

Compiler Tune
GCC -mtune=cortex-a73.cortex-a53

Architecture[edit]

Key changes from Cortex-A72[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Block Diagram[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.
codenameCortex-A73 +
designerARM Holdings +
first launchedMay 29, 2016 +
full page namearm holdings/microarchitectures/cortex-a73 +
instance ofmicroarchitecture +
instruction set architectureARMv8 +
manufacturerTSMC +
microarchitecture typeCPU +
nameCortex-A73 +