From WikiChip
Cortex-A34 - Microarchitectures - ARM
< arm holdings

Edit Values
Cortex-A34 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ISAARMv8 AArch64
ExtensionsNEON (optional), Cryptography (optional)
L1I Cache8k-64k
L1D Cache8k-64k
L2 Cache128KB-1MB

Cortex-A34 is the successor to the Cortex-A35, an ultra-low power ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.


Key changes from Cortex-A5

New text document.svg This section is empty; you can help add the missing info by editing this page.


Architecture 64-Bit Armv8-A (AArch64 only)
Pipeline In order
L1 I-Cache / D-Cache 8k-64k
L2 Cache 128KB-1MB
Multicore 1-4x Symmetrical Multiprocessing (SMP) within a single processor cluster, and multiple coherent SMP processor clusters through AMBA 4 technology
ISA Support AArch64 for 64-bit support and new architectural features
TrustZone security technology
Neon Advanced SIMD
DSP and SIMD extensions
VFPv4 Floating point
Hardware virtualization support
Debug & Trace CoreSight SoC-400
codenameCortex-A34 +
designerARM Holdings +
full page namearm holdings/microarchitectures/cortex-a34 +
instance ofmicroarchitecture +
instruction set architectureARMv8 AArch64 +
manufacturerTSMC +
microarchitecture typeCPU +
nameCortex-A34 +
pipeline stages8 +