From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a34"
< arm holdings

(Created page with "{{armh title|Cortex-A34|arch}} {{microarchitecture |atype=CPU |name=Cortex-A34 |designer=ARM Holdings |manufacturer=TSMC |stages=8 |isa=ARMv8 AArch64 |extension=NEON (optional...")
 
(Add specifications table)
Line 21: Line 21:
 
=== Key changes from {{\\|Cortex-A5}} ===
 
=== Key changes from {{\\|Cortex-A5}} ===
 
{{empty section}}
 
{{empty section}}
 +
 +
== Specifications ==
 +
{| class="wikitable"
 +
|-
 +
| Architecture || 64-Bit Armv8-A (AArch64 only)
 +
|-
 +
| Pipeline || In order
 +
|-
 +
| L1 I-Cache / D-Cache || 8k-64k
 +
|-
 +
| L2 Cache || 128KB-1MB
 +
|-
 +
| Multicore || 1-4x Symmetrical Multiprocessing (SMP) within a single processor cluster, and multiple coherent SMP processor clusters through AMBA 4 technology
 +
|-
 +
| ISA Support || AArch64 for 64-bit support and new architectural features<br />TrustZone security technology<br />Neon Advanced SIMD<br />DSP and SIMD extensions<br />VFPv4 Floating point<br />Hardware virtualization support
 +
|-
 +
| Debug & Trace || CoreSight SoC-400
 +
|}

Revision as of 06:42, 24 September 2019

Edit Values
Cortex-A34 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ManufacturerTSMC
Pipeline
Stages8
Instructions
ISAARMv8 AArch64
ExtensionsNEON (optional), Cryptography (optional)
Cache
L1I Cache8k-64k
L1D Cache8k-64k
L2 Cache128KB-1MB
Succession

Cortex-A34 is the successor to the Cortex-A35, an ultra-low power ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.

Architecture

Key changes from Cortex-A5

New text document.svg This section is empty; you can help add the missing info by editing this page.

Specifications

Architecture 64-Bit Armv8-A (AArch64 only)
Pipeline In order
L1 I-Cache / D-Cache 8k-64k
L2 Cache 128KB-1MB
Multicore 1-4x Symmetrical Multiprocessing (SMP) within a single processor cluster, and multiple coherent SMP processor clusters through AMBA 4 technology
ISA Support AArch64 for 64-bit support and new architectural features
TrustZone security technology
Neon Advanced SIMD
DSP and SIMD extensions
VFPv4 Floating point
Hardware virtualization support
Debug & Trace CoreSight SoC-400
codenameCortex-A34 +
designerARM Holdings +
full page namearm holdings/microarchitectures/cortex-a34 +
instance ofmicroarchitecture +
instruction set architectureARMv8 AArch64 +
manufacturerTSMC +
microarchitecture typeCPU +
nameCortex-A34 +
pipeline stages8 +