Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a32"
| Line 6: | Line 6: | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|introduction=February 23, 2016 | |introduction=February 23, 2016 | ||
| − | |isa=ARMv8 | + | |stages=8 |
| + | |isa=ARMv8 AArch32 | ||
| + | |extension=NEON (optional) | ||
| + | |extension 2=Cryptography (optional) | ||
| + | |l1i=8k-64k | ||
| + | |l1d=8k-64k | ||
| + | |l2=128KB-1MB | ||
|predecessor=Cortex-A35 | |predecessor=Cortex-A35 | ||
|predecessor link=arm_holdings/microarchitectures/cortex-a35 | |predecessor link=arm_holdings/microarchitectures/cortex-a35 | ||
Revision as of 22:13, 1 August 2019
| Edit Values | |
| Cortex-A32 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | February 23, 2016 |
| Pipeline | |
| Stages | 8 |
| Instructions | |
| ISA | ARMv8 AArch32 |
| Extensions | NEON (optional), Cryptography (optional) |
| Cache | |
| L1I Cache | 8k-64k |
| L1D Cache | 8k-64k |
| L2 Cache | 128KB-1MB |
| Succession | |
Cortex-A32 is the successor to the Cortex-A35, an ultra-low power ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.
Architecture
Key changes from Cortex-A5
 |
This section is empty; you can help add the missing info by editing this page. |
Facts about "Cortex-A32 - Microarchitectures - ARM"
| codename | Cortex-A32 + |
| designer | ARM Holdings + |
| first launched | February 23, 2016 + |
| full page name | arm holdings/microarchitectures/cortex-a32 + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 AArch32 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A32 + |
| pipeline stages | 8 + |
