Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Turion II - AMD
< amd
| Turion II | |
| Developer | AMD |
| Manufacturer | AMD |
| Type | Microprocessors |
| Introduction | 2009 (announced) 2009 (launch) |
| Architecture | Performance mobile dual-core x86-64 chips |
| ISA | x86-64 |
| µarch | K10 |
| Word size | 64 bit 8 octets
16 nibbles |
| Process | 45 nm 0.045 μm
4.5e-5 mm |
| Technology | CMOS |
| Clock | 2,200 MHz-2,700 MHz |
| Socket | Socket S1 |
| Succession | |
| ← | → |
| Turion X2 Ultra | Mobile Phenom II X2 Mobile Phenom II X3 Mobile Phenom II X4 |
Turion II was a family of 64-bit x86 dual-core mobile microprocessors designed by AMD and introduced in 2009 as a successor to the Turion 64 X2 family.
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/turion_ii&oldid=27603"
Facts about "Turion II - AMD"
| designer | AMD + |
| first announced | 2009 + |
| first launched | 2009 + |
| full page name | amd/turion ii + |
| instance of | microprocessor family + |
| instruction set architecture | x86-64 + |
| main designer | AMD + |
| manufacturer | AMD + |
| microarchitecture | K10 + |
| name | Turion II + |
| process | 45 nm (0.045 μm, 4.5e-5 mm) + |
| socket | Socket S1 + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |
