From WikiChip
Ryzen Threadripper 3980X - AMD
< amd‎ | ryzen threadripper
Revision as of 06:52, 30 May 2020 by 188.240.26.38 (talk)

Edit Values
Ryzen Threadripper 3980X
General Info
DesignerAMD
ManufacturerTSMC, GlobalFoundries
Model Number3980X
MarketDesktop
ShopAmazon
General Specs
FamilyRyzen Threadripper
Series3900
LockedNo
Frequency3,200 MHz
Turbo Frequency4,500 MHz
Clock multiplier32
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen 2
ChipsetTRX40
Core NameCastle Peak
Process7 nm, 12 nm
TechnologyCMOS
MCPYes (9 dies)
Word Size64 bit
Cores48
Threads96
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP280 W
Packaging
Unknown package "amd,socket_trx4"

Ryzen Threadripper 3980X is a 64-bit 48-core high-performance x86 desktop microprocessor expected to be introduced by AMD some time in 2020. The 3980X, which is based on their Zen 2 microarchitecture, is fabricated on TSMC's 7 nm process. The 3980X operates at a base frequency of 3.2 GHz with a TDP of 280 W and a boost of up to 4.5 GHz. This MPU supports up to 1 TiB of quad-channel DDR4-3200 memory.


Water drop.svg Leaked Info! Some of the information presented in this article is solely based on leaks that were published online or obtained directly by WikiChip. It goes without saying that this information could change, be incomplete, wrong, or even made up. It's highly advised to wait for an official product announcement.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Cache

Main article: Zen 2 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$3 MiB
3,072 KiB
3,145,728 B
L1I$1.5 MiB
1,536 KiB
1,572,864 B
48x32 KiB8-way set associative 
L1D$1.5 MiB
1,536 KiB
1,572,864 B
48x32 KiB8-way set associative 

L2$24 MiB
24,576 KiB
25,165,824 B
0.0234 GiB
  48x512 KiB8-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-3200
Supports ECCYes
Max Mem1 TiB
Controllers4
Channels4
Max Bandwidth95.37 GiB/s
97,658.88 MiB/s
102.403 GB/s
102,402.758 MB/s
0.0931 TiB/s
0.102 TB/s
Bandwidth
Single 23.84 GiB/s
Double 47.68 GiB/s
Quad 95.37 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 4.0
Max Lanes: 64
Configuration: 3x16+4x4


Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
SMTSimultaneous Multithreading
AMD-ViAMD-Vi (I/O MMU virtualization)
AMD-VAMD Virtualization
TSMETransparent SME
SenseMISenseMI Technology
Boost 2Precision Boost 2
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Ryzen Threadripper 3980X - AMD#pcie +
base frequency3,200 MHz (3.2 GHz, 3,200,000 kHz) +
chipsetTRX40 +
clock multiplier32 +
core count48 +
core nameCastle Peak +
designerAMD +
die count9 +
familyRyzen Threadripper +
full page nameamd/ryzen threadripper/3980x +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd precision boost 2true +
has amd sensemi technologytrue +
has amd transparent secure memory encryption technologytrue +
has ecc memory supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology + and Precision Boost 2 +
has locked clock multiplierfalse +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size3,072 KiB (3,145,728 B, 3 MiB) +
l1d$ description8-way set associative +
l1d$ size1,536 KiB (1,572,864 B, 1.5 MiB) +
l1i$ description8-way set associative +
l1i$ size1,536 KiB (1,572,864 B, 1.5 MiB) +
l2$ description8-way set associative +
l2$ size24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
ldate3000 +
manufacturerTSMC + and GlobalFoundries +
market segmentDesktop +
max cpu count1 +
max memory bandwidth95.37 GiB/s (97,658.88 MiB/s, 102.403 GB/s, 102,402.758 MB/s, 0.0931 TiB/s, 0.102 TB/s) +
max memory channels4 +
microarchitectureZen 2 +
model number3980X +
nameRyzen Threadripper 3980X +
process7 nm (0.007 μm, 7.0e-6 mm) + and 12 nm (0.012 μm, 1.2e-5 mm) +
series3900 +
smp max ways1 +
supported memory typeDDR4-3200 +
tdp280 W (280,000 mW, 0.375 hp, 0.28 kW) +
technologyCMOS +
thread count96 +
turbo frequency4,500 MHz (4.5 GHz, 4,500,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +