From WikiChip
Difference between revisions of "amd/ryzen 5/1500x"
< amd‎ | ryzen 5

Line 82: Line 82:
 
}}
 
}}
 
'''Ryzen 5 1500X''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] desktop microprocessor set to be introduced by [[AMD]] in early [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 1500X operates at a base frequency of 3.5 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of 3.8 GHz. This MPU supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory.
 
'''Ryzen 5 1500X''' is a {{arch|64}} [[quad-core]] mid-range performance [[x86]] desktop microprocessor set to be introduced by [[AMD]] in early [[2017]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 1500X operates at a base frequency of 3.5 GHz with a [[TDP]] of 65 W and a {{amd|Precision Boost|Boost}} frequency of 3.8 GHz. This MPU supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory.
 +
 +
== Cache ==
 +
{{main|amd/microarchitectures/zen#Memory_Hierarchy|l1=Zen § Cache}}
 +
{{cache size
 +
|l1 cache=384 KiB
 +
|l1i cache=256 KiB
 +
|l1i break=4x64 KiB
 +
|l1i desc=4-way set associative
 +
|l1d cache=128 KiB
 +
|l1d break=4x32 KiB
 +
|l1d desc=8-way set associative
 +
|l1d policy=write-back
 +
|l2 cache=2 MiB
 +
|l2 break=4x512 KiB
 +
|l2 desc=8-way set associative
 +
|l2 policy=write-back
 +
|l3 cache=16 MiB
 +
|l3 break=2x8 MiB
 +
|l3 desc=16-way set associative
 +
}}

Revision as of 22:50, 2 March 2017

Template:mpu Ryzen 5 1500X is a 64-bit quad-core mid-range performance x86 desktop microprocessor set to be introduced by AMD in early 2017. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 1500X operates at a base frequency of 3.5 GHz with a TDP of 65 W and a Boost frequency of 3.8 GHz. This MPU supports up to 64 GiB of dual-channel non-ECC DDR4-2400 memory.

Cache

Main article: Zen § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$384 KiB
393,216 B
0.375 MiB
L1I$256 KiB
262,144 B
0.25 MiB
4x64 KiB4-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  4x512 KiB8-way set associativewrite-back
L3$16 MiB
16,384 KiB
16,777,216 B
0.0156 GiB
  2x8 MiB16-way set associative 
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/ryzen_5/1500x&oldid=39251"
Facts about "Ryzen 5 1500X - AMD"
RDF feed
l1$ size384 KiB (393,216 B, 0.375 MiB) +
l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description4-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ description16-way set associative +
l3$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +