From WikiChip
Difference between revisions of "amd/packages/socket tr4"
< amd

(3 intermediate revisions by the same user not shown)
Line 21: Line 21:
 
|socket type=LGA
 
|socket type=LGA
 
}}
 
}}
'''Socket TR4''' ('''sTR4''') also '''Socket SP3r2''' is [[land grid array]] microprocessor [[socket]] designed by AMD for their {{amd|Threadripper}} family supported by the {{amd|Zen|l=arch}} and {{amd|Zen+|l=arch}} microarchitectures. This socket is designed for ICs with a 4094-contact FCLGA packages.
+
'''Socket TR4''' ('''sTR4''') also '''Socket SP3r2''' is a [[land grid array]] microprocessor [[socket]] designed by AMD for their {{amd|Threadripper}} family supported by the {{amd|Zen|l=arch}} and {{amd|Zen+|l=arch}} microarchitectures. This socket is designed for ICs with a 4094-contact FCLGA packages.
  
 
== Overview ==
 
== Overview ==
sTR4 is a socket specifically designed by AMD for their {{amd|Threadripper}} family of HEDT processors and is supported by processors based on the {{amd|Zen|l=arch}} and {{amd|Zen+|l=arch}} microarchitectures.
+
sTR4 is a socket specifically designed by AMD for their {{amd|Threadripper}} family of HEDT processors and is supported by processors based on the {{amd|Zen|l=arch}} and {{amd|Zen+|l=arch}} microarchitectures. Physically, the package is identical to the one used for {{amd|Socket SP3}} for their {{amd|EPYC}} processors, however the features are much reduced.
 +
 
 +
:[[File:sp3-details.png|1000px]]
 +
 
 +
=== Supported Processors ===
 +
* {{#ask: [[Category:microprocessor models by amd]]
 +
[[socket::Socket TR4]]
 +
|?first launched
 +
|?core name
 +
|?microarchitecture
 +
|?core count
 +
|?thread count
 +
|?tdp
 +
|format=broadtable
 +
|link=all
 +
|headers=show
 +
|limit=0
 +
|searchlabel=Show Socket TR4-Supported Processors
 +
|class=sortable wikitable smwtable
 +
}}
 +
 
 +
== Bibliography ==
 +
* David. S. (March 2018). "[https://fuse.wikichip.org/news/1064/isscc-2018-amds-zeppelin-multi-chip-routing-and-packaging/ ISSCC 2018: AMD’s Zeppelin; Multi-chip routing and packaging]"
 +
* AMD (November 2017). "Thermal Design Guide for Socket SP3 Processors"

Revision as of 15:18, 11 August 2018

Edit Values
Socket TR4
General Info
DesignerAMD
IntroductionMay 16, 2017 (announced)
August 10, 2017 (launched)
MarketDesktop
MicroarchitectureZen, Zen+
TDP180 W
180,000 mW
0.241 hp
0.18 kW
, 250 W
250,000 mW
0.335 hp
0.25 kW
Package
NameFCLGA-4094
TypeOrganic Flip-Chip Land Grid Array
Contacts4094
Dimension58.5 mm
5.85 cm
2.303 in
× 75.4 mm
7.54 cm
2.969 in
Pitch1.00 mm
0.0394 in
Socket
NameSocket TR4,
sTR4,
Socket SP3r2
TypeLGA

Socket TR4 (sTR4) also Socket SP3r2 is a land grid array microprocessor socket designed by AMD for their Threadripper family supported by the Zen and Zen+ microarchitectures. This socket is designed for ICs with a 4094-contact FCLGA packages.

Overview

sTR4 is a socket specifically designed by AMD for their Threadripper family of HEDT processors and is supported by processors based on the Zen and Zen+ microarchitectures. Physically, the package is identical to the one used for Socket SP3 for their EPYC processors, however the features are much reduced.

sp3-details.png

Supported Processors

Bibliography

designerAMD +
first announcedMay 16, 2017 +
first launchedAugust 10, 2017 +
instance ofpackage +
market segmentDesktop +
microarchitectureZen + and Zen+ +
nameSocket TR4 +
packageFCLGA-4094 +
package contacts4,094 +
package length58.5 mm (5.85 cm, 2.303 in) +
package pitch1 mm (0.0394 in) +
package typeOrganic Flip-Chip Land Grid Array +
package width75.4 mm (7.54 cm, 2.969 in) +
socketSocket TR4 +, sTR4 + and Socket SP3r2 +
tdp180 W (180,000 mW, 0.241 hp, 0.18 kW) + and 250 W (250,000 mW, 0.335 hp, 0.25 kW) +