https://en.wikichip.org/w/index.php?title=amd/packages/socket_c32&feed=atom&action=history
amd/packages/socket c32 - Revision history
2024-03-28T16:42:48Z
Revision history for this page on the wiki
MediaWiki 1.28.1
https://en.wikichip.org/w/index.php?title=amd/packages/socket_c32&diff=98510&oldid=prev
QuietRub: Created page with "{{amd title|Socket C32}} {{package |name=Socket C32 |designer=AMD |market=Server |first launched=June 23, 2010 |microarch=K10 |microarch 2=Bulldozer |microarch 3=Piledriver |t..."
2021-02-08T00:07:04Z
<p>Created page with "{{amd title|Socket C32}} {{package |name=Socket C32 |designer=AMD |market=Server |first launched=June 23, 2010 |microarch=K10 |microarch 2=Bulldozer |microarch 3=Piledriver |t..."</p>
<p><b>New page</b></p><div>{{amd title|Socket C32}}<br />
{{package<br />
|name=Socket C32<br />
|designer=AMD<br />
|market=Server<br />
|first launched=June 23, 2010<br />
|microarch=K10<br />
|microarch 2=Bulldozer<br />
|microarch 3=Piledriver<br />
|tdp=95 W<br />
|package name=LGA-1207<br />
|package type=Organic Flip-Chip Land Grid Array<br />
|package contacts=1207<br />
|package dimension=40.0 mm<br />
|package dimension 2=40.0 mm<br />
|package pitch=1.10 mm<br />
|socket name=Socket C32<br />
|socket type=LGA<br />
}}<br />
'''Socket C32''' was the socket for '''LGA-1207'''-packaged [[AMD]] [[amd/opteron|Opteron]] 4000 Series microprocessors in servers optimized for energy efficiency and cost. Like the prior generation {{\\|Socket F}} it supports two memory channels and three [[HyperTransport]] links, but was designed for [[DDR3]] memory instead of [[DDR2]]. Socket C32 has a larger sibling {{\\|Socket G34}} for high performance systems with four memory channels and two additional 8-bit HT links. Uniprocessor Opterons with DDR3 memory controllers were released in packages for {{\\|Socket AM3}} and {{\\|Socket AM3+|AM3+}} which support two memory channels and a single HT link. Socket C32 was superseded by {{\\|Socket SP3}}.<br />
<br />
Each of the HyperTransport links can be used for I/O or, using an AMD proprietary protocol, cache coherent inter-socket traffic on multiprocessor systems. The 16-bit links can be unganged into two independent 8-bit links for instance to fully interconnect four sockets with links remaining for I/O. Most designs use only two links to achieve lower TDP. <br />
<br />
Socket C32 has the same dimensions as Socket F, however the LGA-1207 packages for these sockets are mechanically, due to keying notches in different positions, and presumably electrically, incompatible with the other socket.<br />
<br />
Socket C32 was used in AMD's 1- and 2-socket "San Marino" and "Adelaide" reference platforms. The processors for this socket are members of AMD's Family 10h with CPU cores based on the {{amd|K10|l=arch}} microarchitecture, and Family 15h featuring the {{amd|Bulldozer|l=arch}} and {{amd|Piledriver|l=arch}} microarchitectures. They were fabricated on 45 nm and 32 nm processes.<br />
<br />
=== Features ===<br />
* 1207-land lidded [[land grid array]] package, 40 × 40 mm, 35 × 35 land array, 1.1 mm pitch, organic substrate, [[controlled collapse chip connection|C4]] ([[flip chip]]) die attachment<br />
<br />
* 2 × 64/72 bit DDR3 SDRAM interface up to 800 MHz, PC3-12800 (DDR3-1600), 25.6 GB/s<br />
** Up to 6 SR/DR/QR RDIMMs, 6 SR/DR LRDIMMs (Fam. 15h), or 4 SR/DR UDIMMs<br />
** JEDEC 1.5V, 1.35V, 1.25V (Fam. 15h)<br />
** SEC-DED ECC support<br />
** AMD Memory Controller PowerCap (Fam. 15h)<br />
** On-line spare feature provides single-rank DRAM redundancy<br />
<br />
* 3 × 16 bit [[HyperTransport]] 1.0/3.0 interface up to 3200 MHz, 6400 MT/s, 12.8 GB/s in each direction<br />
** HT Assist Technology (probe filter)<br />
** Link Speed PowerCap (Fam. 15h)<br />
** Link Width PowerCap (Fam. 15h)<br />
<br />
* Managemement Features<br />
** Advanced Platform Management Link (APML)<br />
** SMBus v2.0-compatible interface<br />
** Remote-Management Interface (SB-RMI)<br />
<br />
* Power Management<br />
** Multiple low-power states<br />
** Independent Dynamic Core Technology (Fam. 10h)<br />
** AMD CoolCore Technology (Fam. 10h)<br />
** Dual Dynamic Power Management (Fam. 10h)<br />
** Advanced Power Management (Fam. 15h)<br />
** AMD Turbo CORE technology with per core power gating (Fam. 15h)<br />
** CPU PowerCap (Fam. 15h)<br />
** Effective frequency interface (Fam. 15h)<br />
** ACPI-compliant<br />
*** Supported power states Fam. 10h: C0, C1, C1E, S0, S1, S3, S4, S5<br />
*** Supported power states Fam. 15h: C0, C1, C1E, C6, CC6, S0, S3, S4, S5<br />
** {{x86|Hardware thermal control}}<br />
<br />
== Chipsets ==<br />
* AMD SR5690, SR5670, SR5650<br />
* AMD SP5100 southbridge<br />
<br />
== Processors using Socket C32 ==<br />
<!-- AMD Publ. #41322-3.92 (RevG Fam 10h), #48063-3.24 (RevG Fam 15h Mod 00h-0Fh) --><br />
* Opteron 4100 "{{amd|Lisbon|l=core}}"<br />
* Opteron 4200 "{{amd|Valencia|l=core}}"<br />
* Opteron 4300 "{{amd|Seoul|l=core}}"<br />
* Embedded Opteron Processor (same silicon as "Lisbon" rev. D1)<br />
<br />
<!-- NOTE:<br />
This table is generated automatically from the data in the actual articles.<br />
If a microprocessor is missing from the list, an appropriate article for it needs to be<br />
created and tagged accordingly.<br />
<br />
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips<br />
--><br />
{{comp table start}}<br />
<table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19"><br />
<tr class="comptable-header"><th>&nbsp;</th><th colspan="19">List of all Socket C32-based Processors</th></tr><br />
{{comp table header 1|cols=Price, Process, Launched, µarch, Family, Core, C, T, Freq, Turbo, TDP}}<br />
{{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[socket::Socket C32]]<br />
|?full page name<br />
|?model number<br />
|?release price<br />
|?process<br />
|?first launched<br />
|?microarchitecture<br />
|?microprocessor family<br />
|?core name<br />
|?core count<br />
|?thread count<br />
|?base frequency#GHz<br />
|?turbo frequency (1 core)#GHz<br />
|?tdp<br />
|format=template<br />
|template=proc table 3<br />
|userparam=13<br />
|mainlabel=-<br />
}}<br />
{{comp table count|ask=[[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[socket::Socket C32]]}}<br />
</table><br />
{{comp table end}}<br />
<br />
== Package Diagram ==<br />
:[[File:LGA-1207 C32 diag.svg]]<br />
<br />
LGA-1207 Socket C32 package. All dimensions in millimeters.<br />
<br />
== Socket Diagram ==<br />
:[[File:Socket C32 FIT diag.svg]]<br />
<br />
Dimensions of Foxconn Socket C32, Part No. PE12072B-3742-01F. All dimensions in millimeters.<br />
<br />
:[[File:Socket F PCB layout.svg]]<br />
<br />
Socket C32 PCB layout with maximum socket outline specified in AMD Publ. #31700 for {{\\|Socket F}} which has the same size as Socket C32. All dimensions in millimeters.<br />
<br />
== Pin Map ==<br />
No data available.<br />
<br />
== References ==<br />
* [https://www.amd.com/system/files/TechDocs/40036.pdf "Family 10h AMD Opteron Processor Product Data Sheet"], AMD Publ. #40036, Rev. 3.04, June 22, 2010<br />
* [https://www.amd.com/system/files/TechDocs/49687_15h_Mod_00h-0Fh_Opteron_PDS.pdf "Family 15h Models 00h-0Fh AMD Opteron Processor Product Data Sheet"], AMD Publ. #49687, Rev. 3.01, October 10, 2012<br />
* [https://www.amd.com/system/files/TechDocs/31116.pdf "BIOS and Kernel Developer’s Guide (BKDG) For AMD Family 10h Processors"], AMD Publ. #31116, Rev. 3.62, January 14, 2013<br />
* [https://www.amd.com/system/files/TechDocs/42301_15h_Mod_00h-0Fh_BKDG.pdf "BIOS and Kernel Developer’s Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors"], AMD Publ. #42301, Rev. 3.14, January 28, 2013<br />
* [https://www.amd.com/system/files/TechDocs/41322_10h_Rev_Gd.pdf "Revision Guide for AMD Family 10h Processors"], AMD Publ. #41322, Rev. 3.92, March 2012<br />
* [https://www.amd.com/system/files/TechDocs/48063_15h_Mod_00h-0Fh_Rev_Guide.pdf "Revision Guide for AMD Family 15h Models 00h-0Fh Processors"], AMD Publ. #48063, Rev. 3.24, September 30, 2014<br />
* "Socket F (1207) Design Specification", AMD Publ. #31700, Rev. 1.04, July 2010<br />
* White, Sean. <i>[https://old.hotchips.org High Performance Power-Efficient x86-64 Server & Desktop Processors Using the core codenamed "Bulldozer"]</i>. Hot Chips 23, August 19, 2011.<br />
* Financial Analyst Day Presentation, November 11, 2009<br />
<br />
== See also ==<br />
* {{\\|Socket AM3}}<br />
* {{\\|Socket AM3+}}<br />
* {{\\|Socket F}}<br />
* {{\\|Socket G34}}<br />
* {{\\|Socket SP3}}<br />
<br />
[[Category:amd]]</div>
QuietRub