From WikiChip
Package ASB2 - AMD
< amd
Revision as of 16:51, 20 July 2020 by QuietRub (talk | contribs) (Created page with "{{amd title|Package ASB2}} {{package |name=ASB2 |designer=AMD |market=Mobile |first launched=May 12, 2010 |microarch=K10 |tdp=15 W |package name=ASB2 |package type=Organic Mic...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
ASB2
General Info
DesignerAMD
IntroductionMay 12, 2010 (launched)
MarketMobile
MicroarchitectureK10
TDP15 W
15,000 mW
0.0201 hp
0.015 kW
Package
NameASB2
TypeOrganic Micro Ball Grid Array
Contacts812
Dimension27 mm
2.7 cm
1.063 in
× 27 mm
2.7 cm
1.063 in
Pitch0.8-1.6 mm
"-1.6mm" is not declared as a valid unit of measurement for this property.

ASB2 was a BGA-812 package for low power AMD mobile microprocessors with an integrated DDR3 memory controller targeting the small form factor desktop, mobile and embedded market. ASB2 was the successor to the ASB1 package. Its counterparts for the mainstream mobile and desktop markets are Socket S1g4 and Socket AM3. ASB2 was superseded by the FT1 package.

Package ASB2 was used in AMD's "Nile" platform for ultrathin notebooks. All ASB2 processors belong to AMD's Family 10h based on the K10 microarchitecture, codename "Geneva", and were manufactured in a 45 nm SOI process.

Package ASB1 and ASB2 appear to have the same dimensions but are electrically incompatible.

Features

  • 812-pin lidless micro ball grid array package, 0.8-1.6 mm multi-pitch, 33 × 33 pins, 27 × 27 mm, organic substrate
  • 16 bit HyperTransport 3.0 interface up to 1.6 GHz, 3200 MT/s, 6.8 Gbyte/s in each direction
  • 2 × 64/72 bit DDR3 SDRAM interface (unganged only) up to 533 MHz, PC3-8500 (DDR3-1066), 17.0 Gbyte/s
    • Up to 2 SODIMMs, SEC-DED ECC
    • JEDEC 1.35V (DDR3L), 1.5V
  • Core and NB P-States; ACPI C0, C1, C1E, S0, S1, S3, S4, S5; Separate core and NB power planes
  • Thermal diode, overtemperature protection

Chipsets

  • AMD RS880M

Processors using package ASB2

  • AMD Turion II Neo Dual-Core
  • AMD Athlon II Neo Dual-Core
  • AMD Athlon II Neo
  • AMD V-Series Dual-Core
  • AMD V-Series
 List of all ASB2-based Processors
ModelPriceProcessLaunchedµarchFamilyCoreCTFreqTurboTDP
Count: 0

Package Diagram

BGA-812 ASB2 30532 diag.svg

No data available. Approximate dimensions of the Athlon II Neo package. All dimensions in millimeters.

BGA-812 pn.svg

BGA-812 package pin (ball) numbering.

Pin Map

BGA-812 ASB2 pinmap.svg

References

  • "BIOS and Kernel Developer’s Guide (BKDG) for AMD Family 10h Processors", AMD Publ. #31116, Rev. 3.48, April 22, 2010
  • "Revision Guide for AMD Family 10h Processors", AMD Publ. #41322, Rev. 3.92, March 2012
  • The 2010 AMD Ultrathin Platform, amd.com, archived May 2010

See also

Facts about "Package ASB2 - AMD"
designerAMD +
first launchedMay 12, 2010 +
instance ofpackage +
market segmentMobile +
microarchitectureK10 +
nameASB2 +
packageASB2 +
package contacts812 +
package length27 mm (2.7 cm, 1.063 in) +
package typeOrganic Micro Ball Grid Array +
package width27 mm (2.7 cm, 1.063 in) +
tdp15 W (15,000 mW, 0.0201 hp, 0.015 kW) +