Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/microarchitectures/zen 5"
m (Reverted edits by 100.42.255.182 (talk) to last revision by 79.178.66.64) |
(+chief architect) |
||
| Line 27: | Line 27: | ||
{{empty section}} | {{empty section}} | ||
| − | == | + | == Designers == |
| + | * David Suggs, chief architect | ||
| + | |||
| + | == Bibliography == | ||
{{reflist}} | {{reflist}} | ||
Revision as of 21:25, 10 October 2020
| Edit Values | |
| Zen 5 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | AMD |
| Manufacturer | TSMC or Samsung |
| Process | 5 nm |
| Succession | |
Zen 5 is a planned microarchitecture being developed by AMD as a successor to Zen 4.
Contents
History
Zen 5 was first mentioned by lead architect Michael Clark during a discussion on April 9th, 2018[1].
Process Technology
Zen 5 is speculated to be produced on a 5nm process.
Codenames
 |
This section is empty; you can help add the missing info by editing this page. |
Architecture
Nothing is currently known about the architectural improvements that are being done to Zen 5.
Key changes from Zen 4
| |
This section is empty; you can help add the missing info by editing this page. |
Designers
- David Suggs, chief architect
Bibliography
See Also
- AMD Zen
- Intel Alder lake
Facts about "Zen 5 - Microarchitectures - AMD"
| codename | Zen 5 + |
| designer | AMD + |
| full page name | amd/microarchitectures/zen 5 + |
| instance of | microarchitecture + |
| manufacturer | TSMC or Samsung + |
| microarchitecture type | CPU + |
| name | Zen 5 + |
| process | 5 nm (0.005 μm, 5.0e-6 mm) + |
