From WikiChip
Editing amd/microarchitectures/zen 3

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 65: Line 65:
 
[[File:amd zen future roadmap.jpg|400px|right]]
 
[[File:amd zen future roadmap.jpg|400px|right]]
 
Zen 3 was formally disclosed in a roadmap by Lisa Su, AMD's CEO, during AMD's Tech Day in February of 2017. Zen 3 will be the 3rd iteration of the {{\\|Zen}} microarchitecture. On Investor's Day in May 2017 Jim Anderson, AMD Senior Vice President, confirmed that Zen 3 is set to utilize [[7nm+ process]].
 
Zen 3 was formally disclosed in a roadmap by Lisa Su, AMD's CEO, during AMD's Tech Day in February of 2017. Zen 3 will be the 3rd iteration of the {{\\|Zen}} microarchitecture. On Investor's Day in May 2017 Jim Anderson, AMD Senior Vice President, confirmed that Zen 3 is set to utilize [[7nm+ process]].
 
== Codenames ==
 
[[File:amd zen2-3 roadmap.png|thumb|right|Zen 3 on the roadmap]]
 
 
'''Product Codenames:'''
 
{| class="wikitable"
 
|-
 
! Core !! C/T !! Target
 
|-
 
| {{amd|Milan|l=core}} || Up to 64/128 || High-end server [[multiprocessors]]
 
|-
 
| {{amd|Chagall|l=core}} || Up to 64/128 || Workstation & enthusiasts market processors
 
|-
 
| {{amd|Vermeer|l=core}} || Up to 16/32 || Mainstream to high-end desktops & enthusiasts market processors
 
|-
 
| {{amd|Cezanne|l=core}} || Up to 8/16 || Mainstream APUs with GPUs
 
|}
 
 
'''Architectural Codenames:'''
 
{| class="wikitable"
 
|-
 
! Arch !! Codename
 
|-
 
| Core || Cerebrus
 
|-
 
| CCD || Breckenridge
 
|}
 
  
 
== Products ==
 
== Products ==
 +
[[File:amd zen2-3 roadmap.png|400px|right]]
 
{{future information}}
 
{{future information}}
  

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
codenameZen 3 +
core count64 +, 56 +, 48 +, 32 +, 28 +, 24 +, 16 +, 12 +, 8 + and 6 +
designerAMD +
first launchedOctober 8, 2020 +
full page nameamd/microarchitectures/zen 3 +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerTSMC + and GlobalFoundries +
microarchitecture typeCPU +
nameZen 3 +
pipeline stages19 +