From WikiChip
Difference between revisions of "amd/microarchitectures/zen 2"
< amd‎ | microarchitectures

(Key changes from {{\\|Zen}})
(Architecture)
Line 49: Line 49:
  
 
== Architecture ==
 
== Architecture ==
{{work-in-progress}}
+
Zen 2 inherits most of the design from {{\\|Zen}} but improves the instruction stream bandwidth and floating-point throughput performance.
  
 
=== Key changes from {{\\|Zen}} ===
 
=== Key changes from {{\\|Zen}} ===
 
* [[7 nm process]] (from [[14 nm]])
 
* [[7 nm process]] (from [[14 nm]])
 +
** I/O die still utilizes [[14 nm]]
 
* Core
 
* Core
 
** Front-end
 
** Front-end
Line 67: Line 68:
 
**** 2x wider EUs (256-bit FMAs, up from 128-bit FMAs)
 
**** 2x wider EUs (256-bit FMAs, up from 128-bit FMAs)
 
**** 2x wider LSU (2x256-bit L/S, up from 128-bit)
 
**** 2x wider LSU (2x256-bit L/S, up from 128-bit)
 +
* Security
 +
** In-silicon Spectre enhancements
 +
** Increase number of keys/VMs supported
 
* I/O
 
* I/O
 
** PCIe 4.0 (from 3.0)
 
** PCIe 4.0 (from 3.0)

Revision as of 21:10, 18 November 2018

Edit Values
Zen 2 µarch
General Info
Arch TypeCPU
DesignerAMD
ManufacturerTSMC
Introduction2019
Process7 nm
Succession

Zen 2 is a planned microarchitecture being developed by AMD as a successor to Zen+. Zen 2 is expected to be succeeded by Zen 3.

History

amd zen future roadmap.jpg

Zen 2 is set to succeed Zen in the future, sometimes around 2019. In February of 2017 Lisa Su, AMD's CEO announced their future roadmap to include Zen 2 and later Zen 3. On Investor's Day May 2017 Jim Anderson, AMD Senior Vice President, confirmed that Zen 2 is set to utilize 7 nm process.

Codenames

amd zen2-3 roadmap.png
Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
Core C/T Target
Rome Up to 64/128 High-end server multiprocessors
Castle Peak  ?/? workstation & enthusiasts market processors
Matisse  ?/? Mainstream to high-end desktops & enthusiasts market processors
Picasso  ?/? Mainstream desktop & mobile processors with GPU

Process technology

Zen 2 is fabricated on TSMC's 7 nm process.

Compiler support

Compiler Arch-Specific Arch-Favorable
GCC -march=znver2 -mtune=znver2
  • Note: Initial support in GCC 9.

Architecture

Zen 2 inherits most of the design from Zen but improves the instruction stream bandwidth and floating-point throughput performance.

Key changes from Zen

  • 7 nm process (from 14 nm)
    • I/O die still utilizes 14 nm
  • Core
    • Front-end
      • Improved branch prediction unit
        • Improved prefetcher
      • Improved µOP cache tags
      • Improved µOP cache
        • Larger µOP cache (?? enters, up from 2048)
      • Increased dispatch bandwidth
    • Back-end
      • Increased retire bandwidth (??-wide, up from 8-wide)
      • FPU
        • 2x wider datapath (256-bit, up from 128-bit)
        • 2x wider EUs (256-bit FMAs, up from 128-bit FMAs)
        • 2x wider LSU (2x256-bit L/S, up from 128-bit)
  • Security
    • In-silicon Spectre enhancements
    • Increase number of keys/VMs supported
  • I/O
    • PCIe 4.0 (from 3.0)
    • Infinity Fabric 2
      • 2.3x transfer rate per link (25 GT/s, up from ~10.6 GT/s)

This list is incomplete; you can help by expanding it.

New instructions

Zen 2 introduced a number of new x86 instructions:

  • CLWB - Force cache line write-back without flush
  • RDPID - Read Processor ID
  • WBNOINVD - Force cache line write-back without invalidation

Bibliography

  • AMD 'Tech Day', February 22, 2017
  • AMD 2017 Financial Analyst Day, May 16, 2017
  • AMD GCC 9 znver2 enablement patch
  • AMD 'Next Horizon', November 6, 2018

See Also

codenameZen 2 +
designerAMD +
first launched2019 +
full page nameamd/microarchitectures/zen 2 +
instance ofmicroarchitecture +
manufacturerTSMC +
microarchitecture typeCPU +
nameZen 2 +
process7 nm (0.007 μm, 7.0e-6 mm) +