Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/microarchitectures/vega"
m (Reverted edits by 110.54.153.108 (talk) to last revision by ChipIt) |
|||
| Line 17: | Line 17: | ||
}} | }} | ||
'''Vega''' (also known as '''Graphics core next 5th generation''') is a [[microarchitecture]] developed by [[AMD]] as a successor to {{\\|Arctic Islands}}. | '''Vega''' (also known as '''Graphics core next 5th generation''') is a [[microarchitecture]] developed by [[AMD]] as a successor to {{\\|Arctic Islands}}. | ||
| + | |||
| + | == Codenames == | ||
| + | {| class="wikitable" | ||
| + | |- | ||
| + | ! Codename !! Description | ||
| + | |- | ||
| + | | {{amd|Raven Ridge|l=core}} || Mobile processors based on {{\\|Zen}} CPUs and a Vega GPU | ||
| + | |} | ||
== Process Technology == | == Process Technology == | ||
Revision as of 21:14, 26 October 2017
| Edit Values | |
| Vega µarch | |
| General Info | |
| Arch Type | GPU |
| Designer | AMD |
| Manufacturer | GlobalFoundries |
| Introduction | 2017 |
| Process | 14 nm |
| Succession | |
Vega (also known as Graphics core next 5th generation) is a microarchitecture developed by AMD as a successor to Arctic Islands.
Contents
Codenames
| Codename | Description |
|---|---|
| Raven Ridge | Mobile processors based on Zen CPUs and a Vega GPU |
Process Technology
- See also: 14 nm process
Vega is manufactured on Global Foundries 14 nm process.
Architecture
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Key changes from Arctic Islands
- New programmable geometry pipeline
- Up to 2x throughput
- Primitive shaders
- Improved workload balancing
- Tile based rendering
- New low precision instructions
- Half precision floating point with 2x performance
- 8 bit integer with 4x performance
- 15% higher clock speeds
- HBM 2
- 2x bandwidth
- 4x memory capacity
- New memory controller
- Render back-end is now a client of the L2 cache
- The instruction buffer has been enlarged
HBM 2
Vega makes use of 2 stacks of HBM 2 (High bandwidth memory).
| single stack | HBM 1 | HBM 2 |
|---|---|---|
| dies | 4 + 1 4 dram die, 1 control die |
2-8 + 1 2,4 or 8 dram die, 1 control die
|
| Gb/die | 2Gb | 8Gb |
| total Gb | 8Gb | 16-64Gb |
| bus width | 1024 | 1024 |
| clock speed | 500 MHz | 945 MHz |
| bandwidth | 128 GB/s | 238 GB/s |
References
- AMD 2017 Financial Analyst Day, May 16, 2017
Documents
See Also
Facts about "Vega - Microarchitectures - AMD"
| codename | Vega + |
| designer | AMD + |
| first launched | 2017 + |
| full page name | amd/microarchitectures/vega + |
| instance of | microarchitecture + |
| manufacturer | GlobalFoundries + |
| microarchitecture type | GPU + |
| name | Vega + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
