From WikiChip
Difference between revisions of "amd/k6-iii/amd-k6-iii-450afx"
< amd‎ | k6-iii

(Created page with "{{amd title|K6-III/450AFX}} {{mpu | name = K6-III/450AFX | no image = No | image = | image size = | caption = |...")
 
(+cache)
Line 77: Line 77:
 
}}
 
}}
 
'''K6-III/450AFX''' is a {{arch|32}} [[x86]] desktop microprocessor designed by [[AMD]] and introduced in early [[1999]]. This MPU which was manufactured on a [[0.25 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 450 MHz with a bus of 100 MHz and a multiplier of 4.5. This processors had a maximum power dissipation rating of 20.2 W.
 
'''K6-III/450AFX''' is a {{arch|32}} [[x86]] desktop microprocessor designed by [[AMD]] and introduced in early [[1999]]. This MPU which was manufactured on a [[0.25 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 450 MHz with a bus of 100 MHz and a multiplier of 4.5. This processors had a maximum power dissipation rating of 20.2 W.
 +
 +
== Cache ==
 +
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}}
 +
[[L3$]] can be 512 KB to 2 MB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip.
 +
{{cache info
 +
|l1i cache=32 KB
 +
|l1i break=1x32 KB
 +
|l1i desc=2-way set associative
 +
|l1i extra=
 +
|l1d cache=32 KB
 +
|l1d break=1x32 KB
 +
|l1d desc=2-way set associative
 +
|l1d extra=
 +
|l2 cache=256 KB
 +
|l2 break=1x256
 +
|l2 desc=4-way set associative
 +
|l2 extra=(shared)
 +
|l3 cache=
 +
|l3 break=
 +
|l3 desc=
 +
|l3 extra=
 +
}}

Revision as of 17:27, 7 September 2016

Template:mpu K6-III/450AFX is a 32-bit x86 desktop microprocessor designed by AMD and introduced in early 1999. This MPU which was manufactured on a 0.25 µm process, based on K6-III microarchitecture, operated at 450 MHz with a bus of 100 MHz and a multiplier of 4.5. This processors had a maximum power dissipation rating of 20.2 W.

Cache

Main article: K6-III § Cache

L3$ can be 512 KB to 2 MB, depending on manufacturer and motherboard model. L3$ is off-chip.

Cache Info [Edit Values]
L1I$ 32 KB
"KB" is not declared as a valid unit of measurement for this property.
 		1x32 KB 2-way set associative
L1D$ 32 KB
"KB" is not declared as a valid unit of measurement for this property.
 		1x32 KB 2-way set associative
L2$ 256 KB
"KB" is not declared as a valid unit of measurement for this property.
 		1x256 4-way set associative (shared)
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-iii/amd-k6-iii-450afx&oldid=24308"
Facts about "AMD-K6-III/450AFX - AMD"
RDF feed
l1d$ description2-way set associative +
l1i$ description2-way set associative +
l2$ description4-way set associative +