From WikiChip
Difference between revisions of "amd/k6-2/k6-2-500afx"
< amd‎ | k6-2

Line 18: Line 18:
 
| last order          =  
 
| last order          =  
 
| last shipment      =  
 
| last shipment      =  
 +
 +
| family              = K6-2
 +
| series              = K6-2 Desktop
 +
| locked              =
 +
| frequency          = 499.99 MHz
 +
| bus type            = FSB
 +
| bus speed          = 99.99 MHz
 +
| bus rate            = 99.99 MT/s
 +
| clock multiplier    = 5
 +
| cpuid              = 58C
 
}}
 
}}
 
'''K6-2/500AFX''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 500 MHz with a [[FSB]] of 100 MHz consumed 20.7 W.
 
'''K6-2/500AFX''' was a {{arch|32}} [[x86]] {{amd|microarchitectures/k6-2|K6-2}}-based microprocessor designed and manufactured in [[1999]] by [[AMD]]. Manufactured using a [[0.25 µm process]], this MPU operated at 500 MHz with a [[FSB]] of 100 MHz consumed 20.7 W.

Revision as of 20:21, 3 August 2016

Template:mpu K6-2/500AFX was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 500 MHz with a FSB of 100 MHz consumed 20.7 W.