From WikiChip
Rome - Cores - AMD
< amd
Revision as of 11:48, 18 November 2018 by David (talk | contribs)

Edit Values
Rome
General Info
DesignerAMD
ManufacturerTSMC, GlobalFoundries
IntroductionMay 16, 2017 (announced)
Microarchitecture
ISAx86-64
MicroarchitectureZen 2
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
, 7 nm
0.007 μm
7.0e-6 mm
TechnologyCMOS
Packaging
PackageSP3, FCLGA-4094 (FC-OLGA)
Dimension75.4 mm
7.54 cm
2.969 in
× 58.5 mm
5.85 cm
2.303 in
× 6.26 mm
0.246 in
Pitch0.87 mm
0.0343 in
× 1 mm
0.0394 in
Contacts4094
SocketSP3, LGA-4094
Succession

Rome codename for AMD's high-performance enterprise-level server multiprocessors based on the Zen 2 microarchitecture serving as a successor to Naples. Rome-based chips are fabricated on TSMC 7 nm process with some components made on GlobalFoundries 14 nm process.

AMD datacenter roadmap

See also

arrow up 1.svgPower/Performance

Facts about "Rome - Cores - AMD"
designerAMD +
first announcedMay 16, 2017 +
instance ofcore +
isax86-64 +
manufacturerTSMC + and GlobalFoundries +
microarchitectureZen 2 +
nameRome +
packageSP3 + and FCLGA-4094 +
process14 nm (0.014 μm, 1.4e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) +
socketSP3 + and LGA-4094 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +