From WikiChip
Difference between revisions of "amd/cores/rome"
< amd

(Created page with "{{amd title|Rome|core}} {{core | name = Rome | image = | image size = | image 2 = | image 2 size = | developer = AMD...")
 
Line 26: Line 26:
 
| successor link  = amd/cores/mila
 
| successor link  = amd/cores/mila
 
}}
 
}}
 +
'''Rome''' is the codename for [[AMD]]'s highest-performance enterprise-level server [[multiprocessors]] based on the {{amd|Zen 2|l=arch}} microarchitecture. Rome-based chips are set to be fabricated on GlobalFoundries' [[7 nm process]].

Revision as of 19:30, 16 May 2017

Edit Values
Rome
no photo (ic).svg
General Info
DesignerAMD
ManufacturerGlobalFoundries
IntroductionMay 16, 2017 (announced)
Microarchitecture
ISAx86-64
MicroarchitectureZen 2
Word Size
8 octets
16 nibbles
64 bit
Process7 nm
0.007 μm
7.0e-6 mm
TechnologyCMOS
Succession

Rome is the codename for AMD's highest-performance enterprise-level server multiprocessors based on the Zen 2 microarchitecture. Rome-based chips are set to be fabricated on GlobalFoundries' 7 nm process.

Facts about "Rome - Cores - AMD"
designerAMD +
first announcedMay 16, 2017 +
instance ofcore +
isax86-64 +
manufacturerGlobalFoundries +
microarchitectureZen 2 +
nameRome +
process7 nm (0.007 μm, 7.0e-6 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +