From WikiChip
Information for "amd/cores/rome"

Basic information

Display titleRome - Cores - AMD
Default sort keyRome, AMD
Page length (in bytes)6,333
Page ID18127
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page1
Counted as a content pageYes
Number of subpages of this page0 (0 redirects; 0 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorInject (talk | contribs)
Date of page creation18:26, 16 May 2017
Latest editorDavid (talk | contribs)
Date of latest edit15:47, 15 April 2020
Total number of edits38
Total number of distinct authors8
Recent number of edits (within past 90 days)0
Recent number of distinct authors0

Page properties

Transcluded templates (20)

Templates used on this page:

Facts about "Rome - Cores - AMD"
back imageFile:amd rome (back).jpg +
designerAMD +
first announcedMay 16, 2017 +
first launchedAugust 7, 2019 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:amd rome (front).jpg +
main image captionPackage front +
manufacturerTSMC + and GlobalFoundries +
microarchitectureZen 2 +
nameRome +
packageFCLGA-4094 +
process7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket SP3 + and LGA-4094 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +