From WikiChip
Information for "amd/cores/genoa"
Basic information
Display title | Genoa - Cores - AMD |
Default sort key | Genoa, AMD |
Page length (in bytes) | 13,876 |
Page ID | 31746 |
Page content language | English (en) |
Page content model | wikitext |
Indexing by robots | Allowed |
Number of redirects to this page | 2 |
Counted as a content page | Yes |
Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
Edit | Allow all users (infinite) |
Move | Allow all users (infinite) |
Edit history
Page creator | David (talk | contribs) |
Date of page creation | 13:07, 24 October 2018 |
Latest editor | QuietRub (talk | contribs) |
Date of latest edit | 01:41, 2 April 2023 |
Total number of edits | 7 |
Total number of distinct authors | 4 |
Recent number of edits (within past 90 days) | 0 |
Recent number of distinct authors | 0 |
Page properties
Transcluded templates (26) | Templates used on this page:
|
Facts about "Genoa - Cores - AMD"
designer | AMD + |
first launched | November 10, 2022 + |
instance of | core + |
isa | x86-64 + |
manufacturer | TSMC + |
microarchitecture | Zen 4 + |
name | Genoa + |
package | SP5 + |
process | 5 nm (0.005 μm, 5.0e-6 mm) + and 6 nm (0.006 μm, 6.0e-6 mm) + |
socket | Socket SP5 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |