From WikiChip
Difference between revisions of "amd/athlon mp/ahx1000ams3c"
< amd‎ | athlon mp

Line 72: Line 72:
 
| socket 0 type      = PGA-462
 
| socket 0 type      = PGA-462
 
}}
 
}}
'''Athlon MP 1000''' (OPN ''AHX1000AMS3C'') based on the {{amd|Palomino|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in [[2001]] for the server and workstation market. The MP 1000 was AMD's first dual-socket microprocessor (along with the {{\\|AHX1200AMS3C|1200}}). This model operated at 1 GHz with a FSB transfer rate of 266 MHz with a typical TDP of 41.3 W.
+
'''Athlon MP 1000''' (OPN ''AHX1000AMS3C'') based on the {{amd|Palomino|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in [[2001]] for the server and workstation market. The MP 1000 was AMD's first dual-socket microprocessor (along with the {{\\|AHX1200AMS3C|1200}}). This model operated at 1 GHz with a FSB transfer rate of 266 MT/s with a typical TDP of 41.3 W.

Revision as of 01:06, 17 November 2016

Template:mpu Athlon MP 1000 (OPN AHX1000AMS3C) based on the Palomino core was a 32-bit x86 multiprocessor developed by AMD and introduced in 2001 for the server and workstation market. The MP 1000 was AMD's first dual-socket microprocessor (along with the 1200). This model operated at 1 GHz with a FSB transfer rate of 266 MT/s with a typical TDP of 41.3 W.