From WikiChip
Difference between revisions of "amd/am486/am486dx2-100v8b"
< amd‎ | am486

(Created page with "{{amd title|Am486DX2-100V8B}} {{mpu | name = Am486DX2-100V8B | no image = Yes | image = | image size = | caption...")
 
m (Bot: switching template from {{mpu}} to a more generic {{chip}})
 
(8 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{amd title|Am486DX2-100V8B}}
 
{{amd title|Am486DX2-100V8B}}
{{mpu
+
{{chip
 
| name                = Am486DX2-100V8B
 
| name                = Am486DX2-100V8B
| no image            = Yes
 
 
| image              =  
 
| image              =  
 
| image size          =  
 
| image size          =  
Line 10: Line 9:
 
| model number        = Am486DX2-100V8B
 
| model number        = Am486DX2-100V8B
 
| part number        = A80486DX2-100V8B
 
| part number        = A80486DX2-100V8B
| part number 1      =
 
 
| part number 2      =  
 
| part number 2      =  
 
| part number 3      =  
 
| part number 3      =  
 +
| part number 4      =
 
| market              = Desktop
 
| market              = Desktop
 
| first announced    =  
 
| first announced    =  
Line 25: Line 24:
 
| bus type            = FSB
 
| bus type            = FSB
 
| bus speed          = 50 MHz
 
| bus speed          = 50 MHz
| bus rate            =  
+
| bus rate            = 50 MT/s
 
| clock multiplier    = 2
 
| clock multiplier    = 2
 
| cpuid              =  
 
| cpuid              =  
Line 46: Line 45:
 
| thread count        =  
 
| thread count        =  
 
| max cpus            = 1
 
| max cpus            = 1
| max memory          = 4 GB
+
| max memory          = 4 GiB
 
| max memory addr    =  
 
| max memory addr    =  
  
| electrical          = Yes
+
 
 
| power              =  
 
| power              =  
 
| v core              = 3.3 V
 
| v core              = 3.3 V
Line 63: Line 62:
  
 
| packaging          = Yes
 
| packaging          = Yes
| package             = PGA-168
+
| package 0          = CPGA-168
| package type       = PGA
+
| package 0 type     = CPGA
| package pitch       =  
+
| package 0 pins      = 168
| package size        =  
+
| package 0 pitch     = 2.286 mm
| socket             = Socket 1
+
| package 0 width    = 44.069 mm
| socket 2           = Socket 2
+
| package 0 length    = 44.069 mm
| socket 3           = Socket 3
+
| package 0 height    = 3.556 mm
 +
| socket 0            = Socket 1
 +
| socket 0 type      =
 +
| socket 0 2         = Socket 2
 +
| socket 0 2 type    =
 +
| socket 0 3         = Socket 3
 +
| socket 0 3 type    =
 
}}
 
}}
'''Am486DX2-100V8B''' was an {{intel|80486}}-compatible microprocessor introduced by [[AMD]] in 1994. This processor had a clock multiplier of 2 having base frequency of 100 MHz with a bus frequency of 40 MHz. This model is a write-back cache version of the {{\\|Am486DX2-100V8T}} (and older {{\\|Am486DX2-100|100}}). The {{\\|Am486DX2-100V16B}} is an identical model with double the L1 cache of this one.
+
'''Am486DX2-100V8B''' was an {{intel|80486}}-compatible microprocessor introduced by [[AMD]] in 1994. This processor had a clock multiplier of 2 having base frequency of 100 MHz with a bus frequency of 50 MHz. This model is a write-back cache version of the {{\\|Am486DX2-100V8T}} (and older {{\\|Am486DX2-100|100}}). The {{\\|Am486DX2-100V16B}} is an identical model with double the L1 cache of this one.
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}}
 
{{cache info
 
{{cache info
|l1 cache=8 KB
+
|l1 cache=8 KiB
|l1 break=1x8 KB
+
|l1 break=1x8 KiB
 
|l1 desc=4-way set associative
 
|l1 desc=4-way set associative
|l1 extra=(unified, write-back policy)
+
|l1 extra=(unified, write-through policy)
 
}}
 
}}
  

Latest revision as of 15:18, 13 December 2017

Edit Values
Am486DX2-100V8B
no photo (ic).svg
General Info
DesignerAMD
ManufacturerAMD
Model NumberAm486DX2-100V8B
Part NumberA80486DX2-100V8B
MarketDesktop
Introduction1994 (launched)
ShopAmazon
General Specs
FamilyAm486
SeriesAm486DX2V
Frequency100 MHz
Bus typeFSB
Bus speed50 MHz
Bus rate50 MT/s
Clock multiplier2
Microarchitecture
Microarchitecture80486
Core Name486DX2V
Process500 nm
TechnologyCMOS
Word Size32 bit
Cores1
Max Memory4 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore3.3 V ± 0.3 V
OP Temperature0 °C – 85 °C

Am486DX2-100V8B was an 80486-compatible microprocessor introduced by AMD in 1994. This processor had a clock multiplier of 2 having base frequency of 100 MHz with a bus frequency of 50 MHz. This model is a write-back cache version of the Am486DX2-100V8T (and older 100). The Am486DX2-100V16B is an identical model with double the L1 cache of this one.

Cache[edit]

Main article: 80486 § Cache
Cache Info [Edit Values]
L1$ 8 KiB
8,192 B
0.00781 MiB
1x8 KiB 4-way set associative (unified, write-through policy)

Graphics[edit]

This chip had no integrated graphics processing unit.

See also[edit]

Facts about "Am486DX2-100V8B - AMD"
base frequency100 MHz (0.1 GHz, 100,000 kHz) +
bus rate50 MT/s (0.05 GT/s, 50,000 kT/s) +
bus speed50 MHz (0.05 GHz, 50,000 kHz) +
bus typeFSB +
clock multiplier2 +
core count1 +
core name486DX2V +
core voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
core voltage tolerance0.3 V +
designerAMD +
familyAm486 +
first launched1994 +
full page nameamd/am486/am486dx2-100v8b +
instance ofmicroprocessor +
l1$ description4-way set associative +
l1$ size8 KiB (8,192 B, 0.00781 MiB) +
ldate1994 +
manufacturerAMD +
market segmentDesktop +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max operating temperature85 °C +
microarchitecture80486 +
min operating temperature0 °C +
model numberAm486DX2-100V8B +
nameAm486DX2-100V8B +
part numberA80486DX2-100V8B +
process500 nm (0.5 μm, 5.0e-4 mm) +
seriesAm486DX2V +
smp max ways1 +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +