From WikiChip
Alchemy Au1000-266MCI
< alchemy
Revision as of 00:45, 16 March 2022 by QuietRub (talk | contribs) (Created page with "{{title|Alchemy Au1000-266MCI}} {{chip |name=Alchemy Au1000-266MCI |no image=Yes |designer=Alchemy |model number=Au1000-266MCI |part number=Au1000-266MCI |prid=0x30100 |prid 2...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
Alchemy Au1000-266MCI
General Info
DesignerAlchemy
ManufacturerTSMC
Model NumberAu1000-266MCI
Part NumberAu1000-266MCI
MarketEmbedded
IntroductionJune 13, 2000 (announced)
February 2001 (launched)
General Specs
FamilyAlchemy
Frequency266 MHz
Microarchitecture
ISAMIPS32
MicroarchitectureAu1
Core SteppingDA, HA, HB, HC, HD
Process180 nm
TechnologyCMOS
Word Size32 bit
Cores1
Max Memory192 MiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore1.5 V ± 5%
VI/O3.3 V
TDP (Typical)300 mW
Tcase-40 °C – 100 °C
Tstorage-40 °C – 125 °C

Au1000-266MCI was a 32-bit ultra low power embedded microprocessor with an Au1 CPU core implementing the MIPS32 ISA. Designed by Alchemy Semiconductor and fabricated on a TSMC 180 nm LV process, this SoC operates at a base frequency of up to 266 MHz with a typical TDP of 300 mW. It has an industrial temperature range of -40 to 100 °C unlike its commercial counterpart Au1000-266MCC.

Cache[edit]

Main article: Au1 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$32 KiB
32,768 B
0.0313 MiB
L1I$16 KiB
16,384 B
0.0156 MiB
1 × 16 KiB4-way set associative 
L1D$16 KiB
16,384 B
0.0156 MiB
1 × 16 KiB4-way set associativewrite-back

Memory controller[edit]

Au1000 processors integrate two independent memory controllers, a DRAM controller which supports SDRAM, SMROM, and SyncFlash, and a static bus controller which supports SRAM, ROM, Flash memory, PCMCIA/CompactFlash devices, and I/O peripherals such as an external LCD controller. SDRAM runs at one half of the frequency of the internal 32-bit System Bus, which runs at up to one half of the CPU core frequency.

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeSDR-133
Supports ECCNo
Max Mem192 MiB
Controllers1
Channels1
Width32 bit
Max Bandwidth0.266 GB/s
0.248 GiB/s
253.677 MiB/s
266 MB/s
2.419256e-4 TiB/s
2.66e-4 TB/s

Expansions[edit]

  • USB 1.1 (OHCI) host controller, USB 1.1 device controller
    • Two USB host ports and one device port
  • Two 10/100 Mbit/s Ethernet MAC controllers
  • Low speed interfaces AC97, I2S, Fast IrDA, 2 × SSI, 4 × UART, and up to 32 GPIOs

Graphics[edit]

This processor has no integrated graphics processing unit.

Features[edit]

  • 8-channel DMA engine
  • RTC and TOY timer
  • Two interrupt controllers
  • Power management unit
  • MIPS EJTAG interface
  • Idle Mode, Sleep Mode

Package[edit]

  • 324-pin low profile, fine pitch plastic ball grid array (LF-PBGA) package
  • 22 × 22 grid, 1.0 mm pitch
  • 23 mm × 23 mm × 1.5 mm

Bibliography[edit]

Facts about "Alchemy Au1000-266MCI"
base frequency266 MHz (0.266 GHz, 266,000 kHz) +
core count1 +
core steppingDA +, HA +, HB +, HC + and HD +
core voltage1.5 V (15 dV, 150 cV, 1,500 mV) +
core voltage tolerance5% +
designerAlchemy +
familyAlchemy +
first announcedJune 13, 2000 +
first launchedFebruary 2001 +
full page namealchemy/au1000-266mci +
has ecc memory supportfalse +
has featureindustrial temperature range +
instance ofmicroprocessor +
io voltage3.3 V (33 dV, 330 cV, 3,300 mV) +
isaMIPS32 +
l1$ size32 KiB (32,768 B, 0.0313 MiB) +
l1d$ description4-way set associative +
l1d$ size16 KiB (16,384 B, 0.0156 MiB) +
l1i$ description4-way set associative +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +
ldateFebruary 2001 +
manufacturerTSMC +
market segmentEmbedded +
max case temperature373.15 K (100 °C, 212 °F, 671.67 °R) +
max cpu count1 +
max memory192 MiB (196,608 KiB, 201,326,592 B, 0.188 GiB, 1.831055e-4 TiB) +
max memory bandwidth0.248 GiB/s (253.677 MiB/s, 0.266 GB/s, 266 MB/s, 2.419256e-4 TiB/s, 2.66e-4 TB/s) +
max memory channels1 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureAu1 +
min case temperature233.15 K (-40 °C, -40 °F, 419.67 °R) +
min storage temperature233.15 K (-40 °C, -40 °F, 419.67 °R) +
model numberAu1000-266MCI +
nameAlchemy Au1000-266MCI +
part numberAu1000-266MCI +
process180 nm (0.18 μm, 1.8e-4 mm) +
smp max ways1 +
supported memory typeSDR-133 +
tdp (typical)0.3 W (300 mW, 4.023e-4 hp, 3.0e-4 kW) +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +