Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:x86 features"
(TVB) |
|||
| Line 21: | Line 21: | ||
-->{{#if: {{istrue|{{{sse42|}}}}} | <tr><th style="width: 100px;">SSE4.2</th><td>{{x86|SSE4.2|Streaming SIMD Extensions 4.2}}</td></tr> }}<!-- | -->{{#if: {{istrue|{{{sse42|}}}}} | <tr><th style="width: 100px;">SSE4.2</th><td>{{x86|SSE4.2|Streaming SIMD Extensions 4.2}}</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{sse4a|}}}}} | <tr><th style="width: 100px;">SSE4a</th><td>{{x86|SSE4a|Streaming SIMD Extensions 4a}}</td></tr> }}<!-- | -->{{#if: {{istrue|{{{sse4a|}}}}} | <tr><th style="width: 100px;">SSE4a</th><td>{{x86|SSE4a|Streaming SIMD Extensions 4a}}</td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{sse_gfni|}}}}} | <tr><th style="width: 100px;">SSE_GFNI</th><td>{{x86|SSE Galois Field New Instructions}}</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{avx|}}}}} | <tr><th style="width: 100px;">AVX</th><td>{{x86|AVX|Advanced Vector Extensions}}</td></tr>[[has feature::Advanced Vector Extensions| ]][[has advanced vector extensions::true| ]] }}<!-- | -->{{#if: {{istrue|{{{avx|}}}}} | <tr><th style="width: 100px;">AVX</th><td>{{x86|AVX|Advanced Vector Extensions}}</td></tr>[[has feature::Advanced Vector Extensions| ]][[has advanced vector extensions::true| ]] }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx_gfni|}}}}} | <tr><th style="width: 100px;">AVX_GFNI</th><td>{{x86|AVX Galois Field New Instructions}}</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{avx2|}}}}} | <tr><th style="width: 100px;">AVX2</th><td>{{x86|AVX2|Advanced Vector Extensions 2}}</td></tr>[[has feature::Advanced Vector Extensions 2| ]][[has advanced vector extensions 2::true| ]] }}<!-- | -->{{#if: {{istrue|{{{avx2|}}}}} | <tr><th style="width: 100px;">AVX2</th><td>{{x86|AVX2|Advanced Vector Extensions 2}}</td></tr>[[has feature::Advanced Vector Extensions 2| ]][[has advanced vector extensions 2::true| ]] }}<!-- | ||
| − | -->{{#if: {{istrue|{{{avx512f|{{{avx512cd|{{{avx512er|{{{avx512pf|{{{avx512bw|{{{avx512dq|{{{avx512vl|{{{avx512ifma|{{{avx512vbmi|{{{avx5124fmaps|{{{avx5124vnniw|{{{avx512vpopcntdq|{{{avx512vnni|}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} | <tr><th style="width: 100px;">AVX-512</th><td>{{x86|avx-512|Advanced Vector 512-bit}} {{#if: {{{avx512units|}}}|([[number of avx-512 execution units::{{{avx512units}}}]] Unit{{#ifexpr: {{{avx512units}}} > 1|s}})}}</td></tr> }}<!-- | + | -->{{#if: {{istrue|{{{avx512f|{{{avx512cd|{{{avx512er|{{{avx512pf|{{{avx512bw|{{{avx512dq|{{{avx512vl|{{{avx512ifma|{{{avx512vbmi|{{{avx5124fmaps|{{{avx5124vnniw|{{{avx512vpopcntdq|{{{avx512vnni|{{{avx512gfni|{{{avx512vaes|{{{avx512vbmi2|{{{avx512bitalg|{{{avx512vpclmulqdq|{{{sse_gfni|{{{avx_gfni}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} | <tr><th style="width: 100px;">AVX-512</th><td>{{x86|avx-512|Advanced Vector 512-bit}} {{#if: {{{avx512units|}}}|([[number of avx-512 execution units::{{{avx512units}}}]] Unit{{#ifexpr: {{{avx512units}}} > 1|s}})}}</td></tr> }}<!-- |
-->{{#if: {{istrue|{{{avx512f|}}}}} | <tr><th style="width: 100px;">AVX512F</th><td>AVX-512 Foundation</td></tr>[[has feature::Advanced Vector Extensions 512| ]][[has advanced vector extensions 512::true| ]]}}<!-- | -->{{#if: {{istrue|{{{avx512f|}}}}} | <tr><th style="width: 100px;">AVX512F</th><td>AVX-512 Foundation</td></tr>[[has feature::Advanced Vector Extensions 512| ]][[has advanced vector extensions 512::true| ]]}}<!-- | ||
-->{{#if: {{istrue|{{{avx512cd|}}}}} | <tr><th style="width: 100px;">AVX512CD</th><td>AVX-512 Conflict Detection</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx512cd|}}}}} | <tr><th style="width: 100px;">AVX512CD</th><td>AVX-512 Conflict Detection</td></tr> }}<!-- | ||
| Line 37: | Line 39: | ||
-->{{#if: {{istrue|{{{avx5124vnniw|}}}}} | <tr><th style="width: 100px;">AVX5124VNNIW</th><td>AVX-512 Vector Neural Network Instructions Word Variable Precision</td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx5124vnniw|}}}}} | <tr><th style="width: 100px;">AVX5124VNNIW</th><td>AVX-512 Vector Neural Network Instructions Word Variable Precision</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{avx512vpopcntdq|}}}}} | <tr><th style="width: 100px;">AVX512VPOPCNTDQ</th><td>AVX-512 Vector Population Count Doubleword and Quadword </td></tr> }}<!-- | -->{{#if: {{istrue|{{{avx512vpopcntdq|}}}}} | <tr><th style="width: 100px;">AVX512VPOPCNTDQ</th><td>AVX-512 Vector Population Count Doubleword and Quadword </td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512gfni|}}}}} | <tr><th style="width: 100px;">AVX512GFNI</th><td>AVX-512 Galois Field New Instructions </td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512vaes|}}}}} | <tr><th style="width: 100px;">AVX512VAES</th><td>AVX-512 Vector AES </td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512vbmi2|}}}}} | <tr><th style="width: 100px;">AVX512VBMI2</th><td>AVX-512 Vector Bit Manipulation, Version 2 </td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512bitalg|}}}}} | <tr><th style="width: 100px;">AVX512BITALG</th><td>AVX-512 Bit Algorithms </td></tr> }}<!-- | ||
| + | -->{{#if: {{istrue|{{{avx512vpclmulqdq|}}}}} | <tr><th style="width: 100px;">AVX512VPCLMULQDQ</th><td>AVX-512 Vector Carry-less Multiply </td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 100px;">ABM</th><td>{{x86|ABM|Advanced Bit Manipulation}}</td></tr> }}<!-- | -->{{#if: {{istrue|{{{abm|}}}}} | <tr><th style="width: 100px;">ABM</th><td>{{x86|ABM|Advanced Bit Manipulation}}</td></tr> }}<!-- | ||
-->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 100px;">TBM</th><td>{{x86|TBM|Trailing Bit Manipulation}}</td></tr> }}<!-- | -->{{#if: {{istrue|{{{tbm|}}}}} | <tr><th style="width: 100px;">TBM</th><td>{{x86|TBM|Trailing Bit Manipulation}}</td></tr> }}<!-- | ||
Revision as of 12:45, 1 August 2019
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|
|
|
||
