From WikiChip
Difference between revisions of "Template:risc-v isa main"

 
(5 intermediate revisions by the same user not shown)
Line 4: Line 4:
 
* {{risc-v|History}}
 
* {{risc-v|History}}
 
* {{risc-v|list of processor families|Families}}
 
* {{risc-v|list of processor families|Families}}
<div class="header">Base Variants</div>
+
<div class="header">Base Variants<small style="float: right;">({{risc-v|i|base}})</small></div>
* {{risc-v|RV32I}}
+
* {{risc-v|RV32}}
* {{risc-v|RV64I}}
+
* {{risc-v|RV64}}
* {{risc-v|RV128I}}
+
* {{risc-v|RV128}}
 
<div class="header">Standard Extensions<small style="float: right;">({{risc-v|Standard Extensions|all}})</small></div>
 
<div class="header">Standard Extensions<small style="float: right;">({{risc-v|Standard Extensions|all}})</small></div>
 
<div class="wiki-ul-col3">
 
<div class="wiki-ul-col3">
Line 14: Line 14:
 
* {{risc-v|C}}
 
* {{risc-v|C}}
 
* {{risc-v|D}}
 
* {{risc-v|D}}
 +
* {{risc-v|E}}
 
* {{risc-v|F}}
 
* {{risc-v|F}}
 +
* {{risc-v|G}}
 +
* {{risc-v|I}}
 
* {{risc-v|J}}
 
* {{risc-v|J}}
 
* {{risc-v|L}}
 
* {{risc-v|L}}
Line 26: Line 29:
 
<div class="header">Topics</div>
 
<div class="header">Topics</div>
 
* {{risc-v|Foundation}}
 
* {{risc-v|Foundation}}
* {{risc-v|Instruction Listing|Instructions}}
+
* {{risc-v|Non-Standard Extensions}}
 
* {{risc-v|Addressing Modes}}
 
* {{risc-v|Addressing Modes}}
 
* {{risc-v|Registers}}
 
* {{risc-v|Registers}}
Line 34: Line 37:
 
{{Navbar|Template:risc-v isa main|text=|mini=1|style=float:right;}}
 
{{Navbar|Template:risc-v isa main|text=|mini=1|style=float:right;}}
 
</div>
 
</div>
 +
[[category:risc-v]]

Latest revision as of 03:37, 12 December 2017

RISC-V
Instruction Set Architecture
General
Base Variants(base)
Standard Extensions(all)
Topics

v · d · e