From WikiChip
Difference between revisions of "Template:cache size"

m (Protected "Template:cache size": High traffic page ([Edit=Allow only administrators] (indefinite) [Move=Allow only administrators] (indefinite)))
Line 20: Line 20:
 
   -->{{#if: {{#if: {{{l2i cache|}}}{{{l2d cache|}}}||1}} | <tr><th style="text-align: center; min-width: 50px;">&nbsp;</th><td style="min-width: 50px;">&nbsp;</td><td style="min-width: 75px;">{{{l2 break}}}</td><td style="min-width: 175px;">{{#if: {{{l2 desc|}}} | [[l2$ description::{{{l2 desc}}}]] | &nbsp;}}</td><td>{{{l2 policy}}}</td></tr> }}<!--
 
   -->{{#if: {{#if: {{{l2i cache|}}}{{{l2d cache|}}}||1}} | <tr><th style="text-align: center; min-width: 50px;">&nbsp;</th><td style="min-width: 50px;">&nbsp;</td><td style="min-width: 75px;">{{{l2 break}}}</td><td style="min-width: 175px;">{{#if: {{{l2 desc|}}} | [[l2$ description::{{{l2 desc}}}]] | &nbsp;}}</td><td>{{{l2 policy}}}</td></tr> }}<!--
 
   --></table></td></tr>{{#if: {{{l3 cache|}}}|<tr><td colspan="4"><hr></td></tr>}} }}<!--
 
   --></table></td></tr>{{#if: {{{l3 cache|}}}|<tr><td colspan="4"><hr></td></tr>}} }}<!--
-->{{#if: {{{l3 cache|}}} | <tr><th style="min-width: 35px;">L3$</th><td>[[l3$ size::{{{l3 cache}}}]]</td><td><table><tr><th style="text-align: center; min-width: 50px;">&nbsp;</th><td style="min-width: 50px;">&nbsp;</td><td style="min-width: 75px;">{{{l13 break}}}</td><td style="min-width: 175px;">{{#if: {{{l2 desc|}}} | [[l3$ description::{{{l3 desc}}}]] | &nbsp;}}</td><td>{{{l3 policy}}}</td></tr></table></td></tr>{{#if: {{{l4 cache|}}}|<tr><td colspan="4"><hr></td></tr>}} }}<!--
+
-->{{#if: {{{l3 cache|}}} | <tr><th style="min-width: 35px;">L3$</th><td>[[l3$ size::{{{l3 cache}}}]]</td><td><table><tr><th style="text-align: center; min-width: 50px;">&nbsp;</th><td style="min-width: 50px;">&nbsp;</td><td style="min-width: 75px;">{{{l3 break}}}</td><td style="min-width: 175px;">{{#if: {{{l3 desc|}}} | [[l3$ description::{{{l3 desc}}}]] | &nbsp;}}</td><td>{{{l3 policy}}}</td></tr></table></td></tr>{{#if: {{{l4 cache|}}}|<tr><td colspan="4"><hr></td></tr>}} }}<!--
 
-->{{#if: {{{l4 cache|}}} | <tr><th style="min-width: 35px;">L4$</th><td>[[l3$ size::{{{l4 cache}}}]]</td><td><table><tr><th style="text-align: center; min-width: 50px;">&nbsp;</th><td style="min-width: 50px;">&nbsp;</td><td style="min-width: 75px;">{{{l14 break}}}</td><td style="min-width: 175px;">{{#if: {{{l4 desc|}}} | [[l4$ description::{{{l4 desc}}}]] | &nbsp;}}</td><td>{{{l4 policy}}}</td></tr></table></td></tr>{{#if: {{{mobo cache|}}}|<tr><td colspan="4"><hr></td></tr>}} }}<!--
 
-->{{#if: {{{l4 cache|}}} | <tr><th style="min-width: 35px;">L4$</th><td>[[l3$ size::{{{l4 cache}}}]]</td><td><table><tr><th style="text-align: center; min-width: 50px;">&nbsp;</th><td style="min-width: 50px;">&nbsp;</td><td style="min-width: 75px;">{{{l14 break}}}</td><td style="min-width: 175px;">{{#if: {{{l4 desc|}}} | [[l4$ description::{{{l4 desc}}}]] | &nbsp;}}</td><td>{{{l4 policy}}}</td></tr></table></td></tr>{{#if: {{{mobo cache|}}}|<tr><td colspan="4"><hr></td></tr>}} }}<!--
 
-->{{#if: {{{mobo cache|}}} | <tr><th style="min-width: 35px;">Mobo</th><td>[[mobo$ size::{{{mobo cache}}}]]</td><td><table><tr><th style="text-align: center; min-width: 50px;">&nbsp;</th><td style="min-width: 50px;">&nbsp;</td><td style="min-width: 75px;">{{{mobo break}}}</td><td style="min-width: 175px;">{{#if: {{{mobo desc|}}} | [[mobo$ description::{{{mobo desc}}}]] | &nbsp;}}</td><td>{{{mobo policy}}}</td></tr></table></td></tr> }}<!--
 
-->{{#if: {{{mobo cache|}}} | <tr><th style="min-width: 35px;">Mobo</th><td>[[mobo$ size::{{{mobo cache}}}]]</td><td><table><tr><th style="text-align: center; min-width: 50px;">&nbsp;</th><td style="min-width: 50px;">&nbsp;</td><td style="min-width: 75px;">{{{mobo break}}}</td><td style="min-width: 175px;">{{#if: {{{mobo desc|}}} | [[mobo$ description::{{{mobo desc}}}]] | &nbsp;}}</td><td>{{{mobo policy}}}</td></tr></table></td></tr> }}<!--

Revision as of 20:03, 26 November 2016

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.