From WikiChip
Difference between revisions of "Talk:intel/microarchitectures/spring hill"
< Talk:intel‎ | microarchitectures

(astalavista security toolbox dvd 2020 v5 0ff: new section)
m (Reverted edits by 46.118.122.221 (talk) to last revision by David)
 
Line 5: Line 5:
  
 
:Spring Hill is a single die SoC. The second die on the package is actually the chipset and Intel confirmed it's the same {{intel|ice lake (client)#PCH|PCH as Ice Lake|l=arch}}. I added that information to the article. --[[User:David|David]] ([[User talk:David|talk]]) 04:50, 22 October 2019 (EDT)
 
:Spring Hill is a single die SoC. The second die on the package is actually the chipset and Intel confirmed it's the same {{intel|ice lake (client)#PCH|PCH as Ice Lake|l=arch}}. I added that information to the article. --[[User:David|David]] ([[User talk:David|talk]]) 04:50, 22 October 2019 (EDT)
 
== astalavista security toolbox dvd 2020 v5 0ff ==
 
 
Since the admin of this website is working, no hesitation very quickly it will be well-known, due to its feature contents.|  а
 

Latest revision as of 14:01, 15 January 2020

This is the talk page for discussing improvements to the intel/microarchitectures/spring hill page.
  • Be polite, and welcoming to new users
  • Assume good faith
  • Avoid personal attacks
  • For disputes, seek dispute resolution

2 chips[edit]

Any idea how the circuits are partitioned across the two chips shown in the package on the M.2 module? 82.102.30.46 14:05, 21 October 2019 (EDT)

Spring Hill is a single die SoC. The second die on the package is actually the chipset and Intel confirmed it's the same PCH as Ice Lake. I added that information to the article. --David (talk) 04:50, 22 October 2019 (EDT)