From WikiChip
Difference between revisions of "Talk:intel/microarchitectures/skylake (client)"
< Talk:intel‎ | microarchitectures

 
Line 1: Line 1:
 
{{talk header}}
 
{{talk header}}
 +
 +
Hi, I am currently working on a seminar thesis regarding the development of superscalar techniques. I would like to use your images of the three stages of the core architecture to explain what techniques are still used in comparison to the P6 architecture. I would really appreciate your permission to use them. I would obviously reference the URLs to the images. Thank you.

Latest revision as of 12:59, 12 June 2019

This is the talk page for discussing improvements to the intel/microarchitectures/skylake (client) page.
  • Be polite, and welcoming to new users
  • Assume good faith
  • Avoid personal attacks
  • For disputes, seek dispute resolution

Hi, I am currently working on a seminar thesis regarding the development of superscalar techniques. I would like to use your images of the three stages of the core architecture to explain what techniques are still used in comparison to the P6 architecture. I would really appreciate your permission to use them. I would obviously reference the URLs to the images. Thank you.