This is a number property representing the maximum number of PCIe lanes that are directly going to the chip in context. This number DOES NOT include lanes that come from auxiliary chips such as the southbridge. Note that this number usually refers to the number of usable PCIe as opposed to an absolute max as on some platforms (e.g., Intel's DMI 1/2/3) a set number of lanes are reserved for the chipset.
- Note: this property is currently an (older) duplicate of Property:io pcie max lanes
Pages using the property "max pcie lanes"
Showing 25 pages using this property.