From WikiChip
Property:max pcie lanes
535
U

(Created page with "This is a '''has type::number''' property representing the maximum number of PCIe lanes that are directly going to the chip in context. This number '''DOES NOT''' incl...")
 
 
Line 1: Line 1:
 
This is a '''[[has type::number]]''' property representing the maximum number of [[PCIe]] lanes that are directly going to the chip in context. This number '''DOES NOT''' include lanes that come from auxiliary chips such as the [[southbridge]]. Note that this number ''usually'' refers to the number of usable PCIe as opposed to an absolute max as on some platforms (e.g., Intel's DMI 1/2/3) a set number of lanes are reserved for the chipset.
 
This is a '''[[has type::number]]''' property representing the maximum number of [[PCIe]] lanes that are directly going to the chip in context. This number '''DOES NOT''' include lanes that come from auxiliary chips such as the [[southbridge]]. Note that this number ''usually'' refers to the number of usable PCIe as opposed to an absolute max as on some platforms (e.g., Intel's DMI 1/2/3) a set number of lanes are reserved for the chipset.
 +
 +
 +
* Note: this property is currently an (older) duplicate of [[:Property:io pcie max lanes]]

Latest revision as of 14:48, 27 December 2019

This is a number property representing the maximum number of PCIe lanes that are directly going to the chip in context. This number DOES NOT include lanes that come from auxiliary chips such as the southbridge. Note that this number usually refers to the number of usable PCIe as opposed to an absolute max as on some platforms (e.g., Intel's DMI 1/2/3) a set number of lanes are reserved for the chipset.


Facts about "max pcie lanes"
Has type
"Has type" is a predefined property that describes the datatype of a property and is provided by Semantic MediaWiki.
Number +