From WikiChip
Power ISA v3.0
Revision as of 08:34, 8 November 2017 by 129.6.178.74 (talk) (validating link)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Broader data type support • 128-bit IEEE 754 Quad-Precision Float – Full width quad-precision for financial and security applications • Expanded BCD and 128b Decimal Integer – For database and native analytics • Half-Precision Float Conversion – Optimized for accelerator bandwidth and data exchange

Support Emerging Algorithms • Enhanced Arithmetic and SIMD • Random Number Generation Instruction

Accelerate Emerging Workloads • Memory Atomics – For high scale data-centric applications • Hardware Assisted Garbage Collection – Optimize response time of interpretive languages

Cloud Optimization • Enhanced Translation Architecture – Optimized for Linux • New Interrupt Architecture – Automated partition routing for extreme virtualization • Enhanced Accelerator Virtualization • Hardware Enforced Trusted Execution

Energy & Frequency Management • POWER9 Workload Optimized Frequency – Manage energy between threads and cores with reduced wakeup latency

(Source: https://cdn2.hubspot.net/hubfs/652102/Documents/POWER9-Features-and-Specifications.pdf?t=1497275206540, page 12)