Semiconductor & Computer Engineering
| Line 1: | Line 1: | ||
{{title|NRAM}} | {{title|NRAM}} | ||
'''NRAM''' ('''Nano-RAM''') is a [[carbon nanotube]]-based [[resistance-change memory|resistance-change]] [[storage-class memory|storage-class]] [[random access memory]]. NRAM is proprietary technology developed by [[Nantero]] licenseable to manufacturers. | '''NRAM''' ('''Nano-RAM''') is a [[carbon nanotube]]-based [[resistance-change memory|resistance-change]] [[storage-class memory|storage-class]] [[random access memory]]. NRAM is proprietary technology developed by [[Nantero]] licenseable to manufacturers. | ||
| + | |||
| + | == Overview == | ||
| + | NRAM uses [[carbon nanotubes]] (CTNs) as the switching medium situated between two electrodes located in the [[BEOL]]. It is [[resistance-change memory]] meaning an "off" state is a result of high [[resistance]] while an "on" state is a result of low resistance. The resistance of the [[bit cell]] is determined by the contact arrangement of the stochastic fabric of CNTs. When a sufficient amount of CNTs are touching each other, the overall resistance of the network of disordered CNTs is low, on the order of 100 kΩ. Likewise, when disconnected, the overall resistance of the network is very high, on the order of 1 MΩ. NRAM relies on the [[wikipedia:van der Waals force]] to keep CNTs bound to each other. | ||
| + | |||
| + | == Bibliography == | ||
| + | * Gervasi, Bill, Nantero Principal Systems Architect (September 14, 2018). Personal interview. | ||
| + | * IEEE Hot Chips 30 Symposium (HCS) 2018 | ||
[[Category:resistance-change memory]] | [[Category:resistance-change memory]] | ||
Revision as of 17:38, 16 September 2018
NRAM (Nano-RAM) is a carbon nanotube-based resistance-change storage-class random access memory. NRAM is proprietary technology developed by Nantero licenseable to manufacturers.
Overview
NRAM uses carbon nanotubes (CTNs) as the switching medium situated between two electrodes located in the BEOL. It is resistance-change memory meaning an "off" state is a result of high resistance while an "on" state is a result of low resistance. The resistance of the bit cell is determined by the contact arrangement of the stochastic fabric of CNTs. When a sufficient amount of CNTs are touching each other, the overall resistance of the network of disordered CNTs is low, on the order of 100 kΩ. Likewise, when disconnected, the overall resistance of the network is very high, on the order of 1 MΩ. NRAM relies on the wikipedia:van der Waals force to keep CNTs bound to each other.
Bibliography
- Gervasi, Bill, Nantero Principal Systems Architect (September 14, 2018). Personal interview.
- IEEE Hot Chips 30 Symposium (HCS) 2018
