From WikiChip
Difference between revisions of "MCST/elbrus-4s"
< MCST

(Category:microprocessor models by MCST)
m
(4 intermediate revisions by the same user not shown)
Line 17: Line 17:
 
| clock min        =  
 
| clock min        =  
 
| clock max        = 800 MHz
 
| clock max        = 800 MHz
| package          =  
+
| package          = HFCBGA 1600
| socket            =  
+
| socket            = Surface mount
| succession      = <!-- yes for succession info -->
+
| succession      = Yes
| predecessor      =  
+
| predecessor      = Elbrus-2S+
| predecessor link =  
+
| predecessor link = MCST/elbrus-2s+
| successor        =  
+
| successor        = Elbrus-8S
| successor link  =  
+
| successor link  = MCST/elbrus-8s
 
}}
 
}}
  
Line 29: Line 29:
  
 
== Overview ==
 
== Overview ==
 
+
The «Elbrus-4S» processor contains 4 cores, level 2 cache memory with a total capacity of 8 megabytes, 3 memory controllers compliant with DDR3-1600, 3 interprocessor communication channels and an input-output channel. Each processor core executes 23 instructions per cycle. The processor contains hardware support for binary translation of 64-bit [[Intel]]/[[AMD]] codes. The peak processor performance is 25 Gflops for a 64-bit configuration and 50 Gflops for a 32-bit configuration<ref name='cnews'>https://zoom.cnews.ru/publication/item/51620</ref>. The average power dissipation is 45 watts. The microprocessor is intended for use in personal computers and servers<ref>http://www.mcst.ru/mikroprocessor-elbrus4s-gotov-k-serijnomu-proizvodtstvu</ref><ref>http://www.mcst.ru/mikroprocessor-elbrus4s</ref>.
The «Elbrus-4S» processor contains 4 cores, level 2 cache memory with a total capacity of 8 megabytes, 3 memory controllers compliant with DDR3-1600, 3 interprocessor communication channels and an input-output channel. Each processor core executes 23 instructions per cycle. The processor contains hardware support for binary translation of 64-bit [[Intel]]/[[AMD]] codes. The average power dissipation is 45 watts. The microprocessor is intended for use in personal computers and servers<ref>http://www.mcst.ru/mikroprocessor-elbrus4s-gotov-k-serijnomu-proizvodtstvu</ref><ref>http://www.mcst.ru/mikroprocessor-elbrus4s</ref>.
 
  
 
== References ==
 
== References ==
 
{{reflist}}
 
{{reflist}}
  
[[Category:all microprocessor families]]
+
[[Category:all microprocessor families|Elbrus-4S]]
[[Category:microprocessor models by MCST]]
+
[[Category:microprocessor models by MCST|Elbrus-4S]]

Revision as of 06:13, 10 November 2019

Elbrus-4S
Russian quad core processor Elbrus-4S.svg
Developer MCST
Type Microprocessors
Introduction 2014 (launch)
Architecture Elbrus (VLIW)
Word size 64 bit
8 octets
16 nibbles
Process 65 nm
0.065 μm
6.5e-5 mm
Package HFCBGA 1600
Socket Surface mount
Succession
Elbrus-2S+ Elbrus-8S

Elbrus-4S (rus. Эльбрус-4С, code designation: 1891ВМ8Я) is an universal multi-core VLIW microprocessor with the Elbrus architecture, developed by the russian company MCST.

Overview

The «Elbrus-4S» processor contains 4 cores, level 2 cache memory with a total capacity of 8 megabytes, 3 memory controllers compliant with DDR3-1600, 3 interprocessor communication channels and an input-output channel. Each processor core executes 23 instructions per cycle. The processor contains hardware support for binary translation of 64-bit Intel/AMD codes. The peak processor performance is 25 Gflops for a 64-bit configuration and 50 Gflops for a 32-bit configuration[1]. The average power dissipation is 45 watts. The microprocessor is intended for use in personal computers and servers[2][3].

References

Facts about "MCST/elbrus-4s"
designerMCST +
first launched2014 +
full page nameMCST/elbrus-4s +
instance ofmicroprocessor family +
main designerMCST +
nameElbrus-4S +
packageHFCBGA 1600 +
process65 nm (0.065 μm, 6.5e-5 mm) +
socketSurface mount +
word size64 bit (8 octets, 16 nibbles) +