From WikiChip
Difference between revisions of "MCST/elbrus-4s"
< MCST

m
m
Line 35: Line 35:
 
{{reflist}}
 
{{reflist}}
  
[[Category:all microprocessor families]]
+
[[Category:all microprocessor families|Elbrus-4S]]
 
[[Category:microprocessor models by MCST|Elbrus-4S]]
 
[[Category:microprocessor models by MCST|Elbrus-4S]]

Revision as of 06:35, 10 November 2019

Elbrus-4S
Russian quad core processor Elbrus-4S.svg
Developer MCST
Type Microprocessors
Introduction 2014 (launch)
Architecture Elbrus (VLIW)
Word size 64 bit
8 octets
16 nibbles
Process 65 nm
0.065 μm
6.5e-5 mm

Elbrus-4S (rus. Эльбрус-4С, code designation: 1891ВМ8Я) is an universal multi-core VLIW microprocessor with the Elbrus architecture, developed by the russian company MCST.

Overview

The «Elbrus-4S» processor contains 4 cores, level 2 cache memory with a total capacity of 8 megabytes, 3 memory controllers compliant with DDR3-1600, 3 interprocessor communication channels and an input-output channel. Each processor core executes 23 instructions per cycle. The processor contains hardware support for binary translation of 64-bit Intel/AMD codes. The average power dissipation is 45 watts. The microprocessor is intended for use in personal computers and servers[1][2].

References

Facts about "MCST/elbrus-4s"
designerMCST +
first launched2014 +
full page nameMCST/elbrus-4s +
instance ofmicroprocessor family +
main designerMCST +
nameElbrus-4S +
process65 nm (0.065 μm, 6.5e-5 mm) +
word size64 bit (8 octets, 16 nibbles) +