From WikiChip
Difference between revisions of "45 nm lithography process"

(45 nm Microarchitectures)
Line 92: Line 92:
 
** {{intel|Xeon}}
 
** {{intel|Xeon}}
  
{{expand list}}
+
{{expand list}}n Chips==
 
 
== 45 nm System on Chips==
 
 
{{expand list}}
 
{{expand list}}
  

Revision as of 13:53, 22 November 2016

The 45 nanometer (45 nm) lithography process is a full node semiconductor manufacturing process following the 55 nm process stopgap. Commercial integrated circuit manufacturing using 45 nm process began in 2007. This technology was superseded by the 40 nm process (HN) / 32 nm process (FN) in 2010.

Industry

Fab
Process Name​
1st Production​
Type​
Wafer​
 ​
Contacted Gate Pitch​
Interconnect Pitch (M1P)​
SRAM bit cell (HD)​
SRAM bit cell (LP)​
DRAM bit cell
Intel Fujitsu TI Toshiba / Sony / NEC IBM / Toshiba / Sony / AMD
P1266 CS-300
2007 2008 2008 2006 2007
Bulk PDSOI
300mm
Value 65 nm Δ Value 65 nm Δ Value 65 nm Δ Value 65 nm Δ Value 65 nm Δ
180 nm 0.82x 190 nm  ?x  ? nm  ?x 180 nm  ?x 190 nm 0.76x
160 nm 0.76x  ? nm  ?x  ? nm  ?x  ? nm  ?x  ? nm  ?x
0.346 µm2 0.61x 0.225 µm2  ?x 0.255 µm2  ?x 0.248 µm2  ?x 0.370 µm2 0.57x
 
0.067 µm2 0.53x

Design Rules

45 nm Microprocessors

This list is incomplete; you can help by expanding it.n Chips== This list is incomplete; you can help by expanding it.

45 nm Microarchitectures

This list is incomplete; you can help by expanding it.