From WikiChip
Difference between revisions of "40 nm lithography process"

(40 nm Microprocessors)
 
(3 intermediate revisions by 2 users not shown)
Line 7: Line 7:
 
  |Wafer
 
  |Wafer
 
  |Metal Layers
 
  |Metal Layers
 +
|1st Production
 
  | 
 
  | 
 
  |Contacted Gate Pitch
 
  |Contacted Gate Pitch
Line 19: Line 20:
 
|- style="text-align: center;"
 
|- style="text-align: center;"
 
| 9 || || || || || || ||
 
| 9 || || || || || || ||
 +
|- style="text-align: center;"
 +
| 4Q 2008 || || || || || || ||
 
|-
 
|-
 
! Value !! [[65 nm]] Δ !! Value !! [[65 nm]] Δ !! Value !! [[65 nm]] Δ !! Value !! [[65 nm]] Δ
 
! Value !! [[65 nm]] Δ !! Value !! [[65 nm]] Δ !! Value !! [[65 nm]] Δ !! Value !! [[65 nm]] Δ
Line 30: Line 33:
  
 
== 40 nm Microprocessors ==
 
== 40 nm Microprocessors ==
 +
* HiSilicon
 +
** {{hisil|K3}}
 
* PEZY
 
* PEZY
 
** {{pezy|PEZY-1}}
 
** {{pezy|PEZY-1}}
Line 35: Line 40:
 
** {{renesas|R-Car}}
 
** {{renesas|R-Car}}
 
{{expand list}}
 
{{expand list}}
 +
 +
[[category:lithography]]

Latest revision as of 05:51, 20 July 2018

The 40 nanometer (40 nm) lithography process is a half-node semiconductor manufacturing process used as a stopgap between the 45 nm and 32 nm processes. Commercial integrated circuit manufacturing using 40 nm process began in 2008 by leading semiconductor companies such as TSMC. This technology superseded by commercial 32 nm process by 2010.

Industry[edit]

Fab
Wafer​
Metal Layers​
1st Production​
 ​
Contacted Gate Pitch​
Interconnect Pitch (M1P)​
SRAM bit cell
TSMC Samsung Toshiba / NEC Crolles2 Alliance
300mm
9
4Q 2008
Value 65 nm Δ Value 65 nm Δ Value 65 nm Δ Value 65 nm Δ
162 nm 1.01x 129 nm 0.65x 168 nm 0.67x 140 nm  ?x
120 nm 0.67x 117 nm 0.65x  ? nm  ?x  ? nm  ?x
0.242 µm2 0.46x  ? µm2  ?x 0.195 µm2 0.33x 0.250 µm2  ?x

40 nm Microprocessors[edit]

This list is incomplete; you can help by expanding it.