From WikiChip
Difference between revisions of "3 nm lithography process"

(Undo revision 87034 by 195.245.225.251 (talk))
(Undo revision 89058 by David (talk))
(2 intermediate revisions by 2 users not shown)
Line 73: Line 73:
 
  | process 2 dram        =  
 
  | process 2 dram        =  
 
  | process 2 dram Δ      =  
 
  | process 2 dram Δ      =  
<!-- GlobalFoundries -->
 
| process 3 fab          = [[GlobalFoundries]]
 
| process 3 name        = &nbsp;
 
| process 3 date        = &nbsp;
 
| process 3 lith        = EUV
 
| process 3 immersion    = &nbsp;
 
| process 3 exposure    = SE
 
| process 3 wafer type  = Bulk
 
| process 3 wafer size  = 300 nm
 
| process 3 transistor  = &nbsp;
 
| process 3 volt        = &nbsp;
 
| process 3 delta from  = [[5 nm]] Δ
 
| process 3 fin pitch    = &nbsp;
 
| process 3 fin pitch Δ  = &nbsp;
 
| process 3 fin width    = &nbsp;
 
| process 3 fin width Δ  = &nbsp;
 
| process 3 fin height  = &nbsp;
 
| process 3 fin height Δ = &nbsp;
 
| process 3 gate len    = &nbsp;
 
| process 3 gate len Δ  = &nbsp;
 
| process 3 cpp          = &nbsp;
 
| process 3 cpp Δ        = &nbsp;
 
| process 3 mmp          = &nbsp;
 
| process 3 mmp Δ        = &nbsp;
 
| process 3 sram hp      = &nbsp;
 
| process 3 sram hp Δ    = &nbsp;
 
| process 3 sram hd      = &nbsp;
 
| process 3 sram hd Δ    = &nbsp;
 
| process 3 sram lv      = &nbsp;
 
| process 3 sram lv Δ    = &nbsp;
 
| process 3 dram        = &nbsp;
 
| process 3 dram Δ      = &nbsp;
 
 
<!-- Samsung -->
 
<!-- Samsung -->
 
  | process 4 fab          = [[Samsung]]
 
  | process 4 fab          = [[Samsung]]

Revision as of 09:16, 18 April 2019

The 3 nanometer (3 nm or 30 Å) lithography process is a technology node semiconductor manufacturing process following the 5 nm process node. Commercial integrated circuit manufacturing using 3 nm process is set to begin sometimes around 2023.

The term "3 nm" is simply a commercial name for a generation of a certain size and its technology, and does not represent any geometry of the transistor.

Industry

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.


 
Process Name
1st Production
Lithography Lithography
Immersion
Exposure
Wafer Type
Size
Transistor Type
Voltage
 
Fin Pitch
Width
Height
Gate Length (Lg)
Contacted Gate Pitch (CPP)
Minimum Metal Pitch (MMP)
SRAM bitcell High-Perf (HP)
High-Density (HD)
Low-Voltage (LV)
DRAM bitcell eDRAM
Intel TSMC Samsung
P1280? (CPU), P1281? (SoC)   3LLP
3nm Low Power Plus
     
EUV EUV EUV
     
SE SE SE
Bulk Bulk Bulk
300 nm 300 nm 300 nm
    GAA
     
Value 5 nm Δ Value 5 nm Δ Value 5 nm Δ
        N/A
       
       
           
           
           
           
           
           
           

Samsung

On May 24 2017 Samsung announced they will be switching to a transistor they call Multi-Bridge-Channel FET (MBCFET), an extension of a Gate-all-around (GAA) FET. This is planned for somewhere after the 5nm node but the exact timeline or specification is currently unknown.

3 nm Microprocessors

This list is incomplete; you can help by expanding it.

3 nm Microarchitectures

This list is incomplete; you can help by expanding it.

References

  • Kinam Kim, President of Semiconductor Business, announced MBCFET for the node after 5 nm, May 24, 2017