From WikiChip
Difference between revisions of "3.5 µm lithography process"

(Industry)
Line 18: Line 18:
 
| HMOS-I ||  
 
| HMOS-I ||  
 
|- style="text-align: center;"
 
|- style="text-align: center;"
| 1978 ||  
+
| 1977 ||  
 
|-
 
|-
 
| ? nm || ? nm  
 
| ? nm || ? nm  

Revision as of 16:54, 4 June 2016

The 3.5 μm lithography process was the semiconductor process technology used by some semiconductor companies during the mid 1970s. This process had an effective channel length of roughly 3.5 µm between the source and drain. This process was later superseded by 3 µm, 2 µm, and 1.5 µm processes.

Industry

Fab
Process Name​
1st Production​
Contacted Gate Pitch​
Interconnect Pitch​
Metal Layers​
Technology​
Wafer
Intel Motorola
HMOS-I  
1977  
 ? nm  ? nm
 ? nm  ? nm
 ?  ?
nMOS nMOS
 ?"  ?"

3.5 μm microcontrollers

This list is incomplete; you can help by expanding it.


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.