The 22 nm lithography process is a full node semiconductor manufacturing process following the 28 nm process stopgap. The term "22 nm" is simply a commercial name for a generation of a certain size and its technology, as opposed to gate length or half pitch. Commercial integrated circuit manufacturing using 22 nm process began in 2008 for memory and 2012 for MPUs. This technology was replaced by with 20 nm process (HN) in 2014 and 16 nm process (FN) in late 2015.

Industry

The 22 nm became Intel's first generation of Tri-gate FinFET transistors and the first such transistor on the market. This process became 3rd generation high-k + metal gate transistors for Intel. Those transistors were not used in IBM's process

Fab
Process Name​
1st Production​
​
Fin Pitch​
Fin Width​
Fin Height​
Contacted Gate Pitch​
Interconnect Pitch (M1P)​
SRAM bit cell (HP)​
SRAM bit cell (HD)​
DRAM bit cell

Intel		Common Platform IBM / GlobalFoundries / AMD / Freescale / STMicroelectronics / Toshiba / CNSE
P1270
2011		2012
Value	32 nm Δ	Value	32 nm Δ
60 nm	N/A
32 nm
8 nm
90 nm	0.80x	100 nm	0.79x
80 nm	0.71x	80 nm	?x
0.1080 µm2	0.63x	0.1 µm2	0.67x
0.092 µm2	?x
		0.026 µm2	0.67x

Design Rules

Intel 22nm SoC Interconnect Design Rules
Layer	Pitch	Process	Dielectric Materials	CPU	SoC
Fin	60 nm	-	-	Fin	Fin
Contact	90 nm	SAC	-	Contact	Contact
M1	90 nm	SAV	ULK CDO	M1	M1
MT - 1x	80 nm	SAV	ULK CDO	M2/M3	2-6 layers
MT - 1.4x	112 nm	SAV	ULK CDO	M4	Semi-global
MT - 2x	160 nm	SAV	ULK CDO	M5	Semi-global
MT - 3x	240 nm	SAV	ULK CDO	M6	Global Routing
MT - 4x	320 nm 360 nm	Via First	LK CDO	M7/M8	Global Routing
MT - TOP	14 µm	Plate Up	Polymer	M9	Top Metal

22 nm Microprocessors

• Intel
  • Core i7EE

Click to browse all 22 nm MPU models This list is incomplete; you can help by expanding it.

22 nm System on Chips

This list is incomplete; you can help by expanding it.

22 nm Microarchitectures

• Intel:
  • Haswell
  • Ivy Bridge
  • Silvermont

This list is incomplete; you can help by expanding it.