Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "2016"
| Line 3: | Line 3: | ||
* March 22: Intel phased out their {{intel|Tick-Tock}} model in favor of a {{intel|Process-Architecture-Optimization}} model. | * March 22: Intel phased out their {{intel|Tick-Tock}} model in favor of a {{intel|Process-Architecture-Optimization}} model. | ||
* June 17: UC Davis presents the {{ucdavis|KiloCore}}, a 1,000-core processor, at the 2016 Symposia. | * June 17: UC Davis presents the {{ucdavis|KiloCore}}, a 1,000-core processor, at the 2016 Symposia. | ||
| + | * August 9: Intel buys [[Nervana Systems]] for $350-$410 | ||
* August 30: Intel release first {{intel|Kaby Lake}} processors | * August 30: Intel release first {{intel|Kaby Lake}} processors | ||
* August 30: Intel release first {{intel|Goldmont}} processors | * August 30: Intel release first {{intel|Goldmont}} processors | ||
Revision as of 13:54, 9 September 2016
In 2016:
- March 22: Intel phased out their Tick-Tock model in favor of a Process-Architecture-Optimization model.
- June 17: UC Davis presents the KiloCore, a 1,000-core processor, at the 2016 Symposia.
- August 9: Intel buys Nervana Systems for $350-$410
- August 30: Intel release first Kaby Lake processors
- August 30: Intel release first Goldmont processors
