• alchemy/au1210-400mgd
  ...memory controllers, a DRAM controller which supports 2.5 V DDR and 1.8 V DDR2 SDRAM devices, and a static bus controller which supports SRAM, * TFT: 1/2/4/8-bit mono, 12/16/18/24-bit color
  5 KB (645 words) - 01:51, 19 March 2022
• alchemy/au1210-400mgf
  ...memory controllers, a DRAM controller which supports 2.5 V DDR and 1.8 V DDR2 SDRAM devices, and a static bus controller which supports SRAM, * TFT: 1/2/4/8-bit mono, 12/16/18/24-bit color
  5 KB (652 words) - 01:53, 19 March 2022
• alchemy/au1250-400mgd
  ...memory controllers, a DRAM controller which supports 2.5 V DDR and 1.8 V DDR2 SDRAM devices, and a static bus controller which supports SRAM, * TFT: 1/2/4/8-bit mono, 12/16/18/24-bit color
  5 KB (661 words) - 01:55, 19 March 2022
• alchemy/au1250-400mgf
  ...memory controllers, a DRAM controller which supports 2.5 V DDR and 1.8 V DDR2 SDRAM devices, and a static bus controller which supports SRAM, * TFT: 1/2/4/8-bit mono, 12/16/18/24-bit color
  5 KB (668 words) - 01:57, 19 March 2022
• alchemy/au1250-500mgd
  ...memory controllers, a DRAM controller which supports 2.5 V DDR and 1.8 V DDR2 SDRAM devices, and a static bus controller which supports SRAM, * TFT: 1/2/4/8-bit mono, 12/16/18/24-bit color
  5 KB (661 words) - 01:58, 19 March 2022
• alchemy/au1250-500mgf
  ...memory controllers, a DRAM controller which supports 2.5 V DDR and 1.8 V DDR2 SDRAM devices, and a static bus controller which supports SRAM, * TFT: 1/2/4/8-bit mono, 12/16/18/24-bit color
  5 KB (668 words) - 01:59, 19 March 2022
• alchemy/au1250-600mgd
  ...memory controllers, a DRAM controller which supports 2.5 V DDR and 1.8 V DDR2 SDRAM devices, and a static bus controller which supports SRAM, * TFT: 1/2/4/8-bit mono, 12/16/18/24-bit color
  5 KB (648 words) - 02:00, 19 March 2022
• alchemy/au1250-700mgd
  ...memory controllers, a DRAM controller which supports 2.5 V DDR and 1.8 V DDR2 SDRAM devices, and a static bus controller which supports SRAM, * TFT: 1/2/4/8-bit mono, 12/16/18/24-bit color
  5 KB (641 words) - 02:05, 19 March 2022
• alchemy/alchemy
  ...laced the PCI interface with an LCD controller and was introduced on April 8, 2002. In February 2002 [[AMD]] acquired Alchemy Semiconductor in order to ...later models are unknown. The nominal core voltage is 1.0, 1.2, 1.5, or 1.8 V depending on model, the I/O voltage 3.3 V.
  31 KB (4,972 words) - 03:09, 20 March 2022
• amd/packages/socket swrx8
  ...] are placed under the lid around the chiplets on the top side, and in two windows in the pad grid on the bottom side. ...8 is a [[multi-chip package]] integrating one central I/O die and 4, 6, or 8 identical Core Complex Dies which contain eight CPU cores each. This silico
  11 KB (1,577 words) - 02:53, 13 March 2023
• amd/packages/socket strx4
  ...Gen 4 I/O links, four USB 3.2 Gen 2 ports, and up to 16 SATA Gen 3 ports. 8-layer motherboards are required to route these signals. ...] are placed under the lid around the chiplets on the top side, and in two windows in the pad grid on the bottom side.
  14 KB (2,188 words) - 11:45, 6 April 2024
• mirc/identifiers/$codepage
  * 874 -- windows-874 -- ANSI Thai -- 874 * 1250 -- windows-1250 -- ANSI Central European -- 1250
  4 KB (561 words) - 09:39, 15 August 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)