From WikiChip
Difference between revisions of "cambricon/mlu"
< cambricon

(mlu)
(No difference)

Revision as of 22:10, 26 May 2018

MLU
Developer Cambricon
Manufacturer TSMC
Type Neural Processors
Introduction Nov 7, 2017 (announced)
May 3, 2018 (launch)
ISA MLU
Word size 64 bit
8 octets
16 nibbles
Process 16 nm
0.016 μm
1.6e-5 mm
Technology CMOS
Clock 1,000 MHz-1,300 MHz

Machine Learning Unit (MLU) is a family of neural processors designed by Cambricon.

Retrieved from "https://en.wikichip.org/w/index.php?title=cambricon/mlu&oldid=78778"
Facts about "Machine Learning Unit (MLU) - Cambricon"
RDF feed
designerCambricon +
first announcedNovember 7, 2017 +
first launchedMay 3, 2018 +
full page namecambricon/mlu +
instance ofintegrated circuit family +
instruction set architectureMLU +
main designerCambricon +
manufacturerTSMC +
nameMLU +
process16 nm (0.016 μm, 1.6e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +