From WikiChip
Difference between revisions of "intel/xeon w/w-2150b"
< intel‎ | xeon w

(fixed)
(HAVu)
Line 1: Line 1:
 
{{intel title|Xeon W-2150B}}
 
{{intel title|Xeon W-2150B}}
 
{{chip
 
{{chip
−
|future=Yes
+
|future=kpVh
 +
|chip type=NwIc
 
|name=Xeon W-2150B
 
|name=Xeon W-2150B
 +
|no image=Ajdl
 
|image=intel skylake w (front).png
 
|image=intel skylake w (front).png
 +
|image size=CXSbKZcx
 +
|image 2=uqXn
 +
|image size=CXSbKZcx
 +
|back image=rbDg
 +
|back image size=Jpyv
 +
|caption=Frox
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=W-2150B
 
|model number=W-2150B
 +
|part number=pEot
 +
|part number 2=qjyM
 +
|part number 4=brNj
 +
|part number 6=mJBW
 +
|part number 8=SJzq
 +
|part number 10=bUdw
 +
|s-spec=cbNn
 +
|s-spec 2=HvwW
 +
|s-spec 3=ZWOv
 +
|s-spec 5=XjCE
 +
|s-spec 6=jGMM
 +
|s-spec 8=bsgi
 +
|s-spec 9=rcEk
 +
|s-spec 11=HZWe
 +
|s-spec 12=fuZM
 +
|s-spec qs=DdqO
 +
|s-spec qs 2=rlKK
 +
|s-spec qs 3=cAjK
 +
|s-spec qs 5=kUEO
 +
|s-spec qs 6=VZHW
 +
|s-spec qs 8=MMEN
 +
|s-spec qs 9=dhOq
 +
|s-spec qs 11=Lign
 +
|s-spec qs 12=ymTZ
 
|market=Workstation
 
|market=Workstation
 
|first announced=June 5, 2017
 
|first announced=June 5, 2017
 
|first launched=December 21, 2017
 
|first launched=December 21, 2017
 +
|last order=DEMU
 +
|last shipment=NQEl
 +
|release price=NTyu
 +
|release price (tray)=PlQs
 +
|release price (box)=VeAI
 
|family=Xeon W
 
|family=Xeon W
 +
|family 2=hLcv
 
|series=W-2000
 
|series=W-2000
−
|locked=Yes
+
|locked=crQO
 
|frequency=3,000 MHz
 
|frequency=3,000 MHz
 +
|frequency 2=bwBp
 +
|frequency 4=YpXM
 +
|frequency 6=wGrw
 +
|frequency 8=paGU
 
|turbo frequency1=4,500 MHz
 
|turbo frequency1=4,500 MHz
 
|turbo frequency2=4,500 MHz
 
|turbo frequency2=4,500 MHz
 
|turbo frequency3=4,300 MHz
 
|turbo frequency3=4,300 MHz
−
|turbo frequency4=4,300 MHz
 
 
|turbo frequency5=4,100 MHz
 
|turbo frequency5=4,100 MHz
 
|turbo frequency6=4,100 MHz
 
|turbo frequency6=4,100 MHz
−
|turbo frequency7=4,100 MHz
 
 
|turbo frequency8=4,100 MHz
 
|turbo frequency8=4,100 MHz
 
|turbo frequency9=3,800 MHz
 
|turbo frequency9=3,800 MHz
−
|turbo frequency10=3,800 MHz
+
|turbo frequency11=LquS
 +
|turbo frequency12=ITOG
 +
|turbo frequency14=Bytc
 +
|turbo frequency15=YafF
 +
|turbo frequency17=PzRf
 +
|turbo frequency18=YojI
 +
|turbo frequency20=ffDz
 +
|turbo frequency21=FRWB
 +
|turbo frequency23=RRhJ
 +
|turbo frequency24=zFqq
 +
|turbo frequency26=yKuP
 +
|turbo frequency27=EGDC
 +
|turbo frequency29=pRBy
 +
|turbo frequency30=hyXR
 +
|turbo frequency32=Xzlx
 +
|turbo frequency=vUnd
 
|bus type=DMI 3.0
 
|bus type=DMI 3.0
 +
|bus speed=xxnv
 
|bus links=4
 
|bus links=4
 
|bus rate=8 GT/s
 
|bus rate=8 GT/s
 
|clock multiplier=30
 
|clock multiplier=30
 +
|cpuid=xOoQ
 +
|cpuid 2=FmBz
 +
|cpuid 3=gHGB
 
|isa=x86-64
 
|isa=x86-64
−
|isa family=x86
 
 
|microarch=Skylake (server)
 
|microarch=Skylake (server)
 +
|microarch 2=bygc
 +
|microarch 4=eIsH
 
|platform=Basin Falls
 
|platform=Basin Falls
 +
|chipset=FFfU
 +
|chipset 2=BVLj
 +
|chipset 4=lOwe
 
|core name=Skylake W
 
|core name=Skylake W
 +
|core name 2=dgeX
 +
|core name 4=Hbqf
 
|core family=6
 
|core family=6
 +
|core family 2=bWeV
 +
|core family 4=wCTw
 +
|core model=CUoC
 +
|core model 2=pQDz
 +
|core model 4=wDDK
 
|core stepping=U0
 
|core stepping=U0
 +
|core stepping 2=fQLH
 +
|core stepping 4=tHXv
 
|process=14 nm
 
|process=14 nm
 +
|process 2=rycs
 +
|process 4=lIBI
 +
|transistors=EiHY
 
|technology=CMOS
 
|technology=CMOS
 +
|die area=CXka
 +
|die width=kKIK
 +
|mcp=qgrV
 
|word size=64 bit
 
|word size=64 bit
 
|core count=10
 
|core count=10
 
|thread count=20
 
|thread count=20
 
|max memory=512 GiB
 
|max memory=512 GiB
 +
|max memory addr=pyjF
 
|max cpus=1
 
|max cpus=1
−
|package name 1=intel,fclga_2066
+
|smp interconnect=wCCQ
 +
|smp interconnect links=DZlW
 +
|smp interconnect rate=kRoD
 +
|power=MbBx
 +
|average power=HuDI
 +
|idle power=KyzP
 +
|v core=sEVK
 +
|v core tolerance=yjDZ
 +
|v core min=ffCE
 +
|v core max=unsi
 +
|v io=Lapn
 +
|v io tolerance=ylNg
 +
|v io 3=baCC
 +
|v io 5=wIzk
 +
|sdp=Ysbp
 +
|tdp=GAEz
 +
|tdp 2=VsUK
 +
|tdp 4=lZmO
 +
|tdp typical=EojP
 +
|ctdp down=SPIZ
 +
|ctdp down frequency=VBrU
 +
|ctdp up=ezNP
 +
|ctdp up frequency=WkKt
 +
|temp min=chAo
 +
|temp max=Fjxl
 +
|tjunc min=pRbF
 +
|tjunc max=tvyP
 +
|tcase min=YfiB
 +
|tcase max=qKWG
 +
|tstorage min=daaY
 +
|tstorage max=PnFG
 +
|tambient min=POtl
 +
|tambient max=RXqr
 +
|dts min=fYRz
 +
|dts max=cMLv
 +
|package module 1=wViU
 +
|package name=Lgom
 +
|predecessor=PrvX
 +
|successor=aDZP
 +
|contemporary=pipL
 +
|neuron count=kTsq
 +
|synapse count=hxyt
 
}}
 
}}
 
'''W-2150B''' is a {{arch|64}} [[deca-core]] [[x86]] enterprise performance workstation microprocessor introduced by [[Intel]] in [[2017]].  
 
'''W-2150B''' is a {{arch|64}} [[deca-core]] [[x86]] enterprise performance workstation microprocessor introduced by [[Intel]] in [[2017]].  

Revision as of 07:57, 18 July 2025

Edit Values
Xeon W-2150B
CXSbKZcx
Frox
200px
General Info
DesignerIntel
ManufacturerIntel
Model NumberW-2150B
Part NumberpEot,
qjyM
S-SpeccbNn, HvwW, ZWOv
DdqO (QS), rlKK (QS), cAjK (QS)
MarketWorkstation
IntroductionJune 5, 2017 (announced)
December 21, 2017 (launched)
End-of-lifeDEMU (last order)
NQEl (last shipment)
Release PriceNTyu
PlQs (tray)
VeAI (box)
ShopAmazon
General Specs
FamilyXeon W, hLcv
SeriesW-2000
LockedcrQO
Frequency3,000 MHz, bwBp
Turbo FrequencyvUnd
Turbo Frequency4,500 MHz (1 core),
4,500 MHz (2 cores),
4,300 MHz (3 cores),
4,100 MHz (5 cores),
4,100 MHz (6 cores),
4,100 MHz (8 cores),
3,800 MHz (9 cores),
LquS (11 cores),
ITOG (12 cores),
Bytc (14 cores),
YafF (15 cores),
PzRf (17 cores),
YojI (18 cores),
ffDz (20 cores),
FRWB (21 cores),
RRhJ (23 cores),
zFqq (24 cores),
yKuP (26 cores),
EGDC (27 cores),
pRBy (29 cores),
hyXR (30 cores),
Xzlx (32 cores)
Bus typeDMI 3.0
Bus speedxxnv
Bus rate4 × 8 GT/s
Clock multiplier30
CPUIDxOoQ, FmBz, gHGB
Neuromorphic Specs
NeuronskTsq
Synapseshxyt
Microarchitecture
ISAx86-64
MicroarchitectureSkylake (server), bygc
PlatformBasin Falls
ChipsetFFfU, BVLj
Core NameSkylake W, dgeX
Core Family6, bWeV
Core ModelCUoC, pQDz
Core SteppingU0, fQLH
Process14 nm, rycs
TransistorsEiHY
TechnologyCMOS
DieCXka
MCPqgrV
Word Size64 bit
Cores10
Threads20
Max Memory512 GiB
Max Address MempyjF
Multiprocessing
Max SMP1-Way (Uniprocessor)
InterconnectwCCQ
Interconnect LinksDZlW
Interconnect RatekRoD
Electrical
Power dissipationMbBx
Power dissipation (average)HuDI
Power (idle)KyzP
VcoresEVK ± yjDZ
VcoreffCE-unsi
VI/OLapn ± ylNg
SDPYsbp
TDPGAEz, VsUK
TDP (Typical)EojP
cTDP downSPIZ
cTDP down frequencyVBrU
cTDP upezNP
cTDP up frequencyWkKt
OP TemperaturechAo – Fjxl
TjunctionpRbF – tvyP
TcaseYfiB – qKWG
TstoragedaaY – PnFG
TambientPOtl – RXqr
TDTSfYRz – cMLv
Packaging
Unknown package "Lgom"
wViU
Jpyv
Succession
Contemporary
pipL

W-2150B is a 64-bit deca-core x86 enterprise performance workstation microprocessor introduced by Intel in 2017.

  • This processors, which is fabricated on an enhanced 14nm+ process based on the Skylake server microarchitecture,
operates at 3.0 GHz with a TDP of 120 W and a turbo boost frequency of up to 4.5 GHz.
This chip supports up to 512 GiB of quad-channel DDR4-2666 ECC memory.
This specific model appears to be a special model for Apple for their iMac Pro.

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$640 KiB
655,360 B
0.625 MiB
L1I$320 KiB
327,680 B
0.313 MiB
10x32 KiB8-way set associative 
L1D$320 KiB
327,680 B
0.313 MiB
10x32 KiB8-way set associativewrite-back
L2$10 MiB
10,240 KiB
10,485,760 B
0.00977 GiB
  10x1 MiB16-way set associativewrite-back
L3$13.75 MiB
14,080 KiB
14,417,920 B
0.0134 GiB
  10x1.375 MiB11-way set associativewrite-back

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCYes
Max Mem512 GiB
Controllers2
Channels4
Max Bandwidth79.47 GiB/s
81,377.28 MiB/s
85.33 GB/s
85,330.263 MB/s
0.0776 TiB/s
0.0853 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s
Quad 79.47 GiB/s
Physical Address (PAE)46 bit

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 48
Configuration: x16, x8, x4


Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit (2 Units)
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Doubleword and Quadword Instructions
AVX512VLAVX-512 Vector Length
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
MPXMemory Protection Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
VMDVolume Management Device
IPTIdentity Protection Technology

Frequencies

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
12345678910
Normal3,000 MHz4,500 MHz4,500 MHz4,300 MHz4,300 MHz4,100 MHz4,100 MHz4,100 MHz4,100 MHz3,800 MHz3,800 MHz
AVX24,000 MHz4,000 MHz3,800 MHz3,800 MHz3,700 MHz3,700 MHz3,700 MHz3,700 MHz3,400 MHz3,400 MHz
AVX5124,000 MHz4,000 MHz3,800 MHz3,800 MHz3,200 MHz3,200 MHz3,200 MHz3,200 MHz3,000 MHz3,000 MHz
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_w/w-2150b&oldid=103532"
Facts about "Xeon W-2150B - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon W-2150B - Intel#pcie +
base frequency3,000 MHz (3 GHz, 3,000,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
clock multiplier30 +
core count10 +
core family6 +
core nameSkylake W +
core steppingU0 +
designerIntel +
familyXeon W +
first announcedJune 5, 2017 +
first launchedDecember 21, 2017 +
full page nameintel/xeon w/w-2150b +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Secure Key Technology +, OS Guard +, Identity Protection Technology +, Extended Page Tables +, Memory Protection Extensions + and Advanced Vector Extensions 512 +
has intel enhanced speedstep technologytrue +
has intel identity protection technology supporttrue +
has intel secure key technologytrue +
has intel speed shift technologytrue +
has intel supervisor mode execution protectiontrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size640 KiB (655,360 B, 0.625 MiB) +
l1d$ description8-way set associative +
l1d$ size320 KiB (327,680 B, 0.313 MiB) +
l1i$ description8-way set associative +
l1i$ size320 KiB (327,680 B, 0.313 MiB) +
l2$ description16-way set associative +
l2$ size10 MiB (10,240 KiB, 10,485,760 B, 0.00977 GiB) +
l3$ description11-way set associative +
l3$ size13.75 MiB (14,080 KiB, 14,417,920 B, 0.0134 GiB) +
ldate3000 +
main imageFile:intel skylake w (front).png +
manufacturerIntel +
market segmentWorkstation +
max cpu count1 +
max memory524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) +
max memory bandwidth79.47 GiB/s (81,377.28 MiB/s, 85.33 GB/s, 85,330.263 MB/s, 0.0776 TiB/s, 0.0853 TB/s) +
max memory channels4 +
microarchitectureSkylake (server) +
model numberW-2150B +
nameXeon W-2150B +
number of avx-512 execution units2 +
packageFCLGA-2066 +
platformBasin Falls +
process14 nm (0.014 μm, 1.4e-5 mm) +
seriesW-2000 +
smp max ways1 +
socketSocket R4 +
supported memory typeDDR4-2666 +
technologyCMOS +
thread count20 +
turbo frequency (10 cores)3,800 MHz (3.8 GHz, 3,800,000 kHz) +
turbo frequency (1 core)4,500 MHz (4.5 GHz, 4,500,000 kHz) +
turbo frequency (2 cores)4,500 MHz (4.5 GHz, 4,500,000 kHz) +
turbo frequency (3 cores)4,300 MHz (4.3 GHz, 4,300,000 kHz) +
turbo frequency (4 cores)4,300 MHz (4.3 GHz, 4,300,000 kHz) +
turbo frequency (5 cores)4,100 MHz (4.1 GHz, 4,100,000 kHz) +
turbo frequency (6 cores)4,100 MHz (4.1 GHz, 4,100,000 kHz) +
turbo frequency (7 cores)4,100 MHz (4.1 GHz, 4,100,000 kHz) +
turbo frequency (8 cores)4,100 MHz (4.1 GHz, 4,100,000 kHz) +
turbo frequency (9 cores)3,800 MHz (3.8 GHz, 3,800,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensionstrue +