From WikiChip
Difference between revisions of "intel/atom/c3508"
(10 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Atom C3508}} | {{intel title|Atom C3508}} | ||
− | {{ | + | {{chip |
|name=Atom C3508 | |name=Atom C3508 | ||
|image=denverton (front).png | |image=denverton (front).png | ||
Line 22: | Line 22: | ||
|core name=Denverton | |core name=Denverton | ||
|core family=6 | |core family=6 | ||
+ | |core model=95 | ||
|core stepping=B1 | |core stepping=B1 | ||
|process=14 nm | |process=14 nm | ||
Line 41: | Line 42: | ||
|package module 1={{packages/intel/fcbga-1310}} | |package module 1={{packages/intel/fcbga-1310}} | ||
}} | }} | ||
− | '''Atom C3508''' is a {{arch|64}} [[quad-core]] ultra-low power [[x86]] microserver [[system on a chip]] introduced by [[Intel]] in 2017. The C3508, which is manufactured on a [[14 nm process]], is based on the {{intel|Goldmont|l=arch}} microarchitecture. This chip operates at 1.6 GHz with a [[TDP]] of 11.25 W. The C3508 supports up to | + | '''Atom C3508''' is a {{arch|64}} [[quad-core]] ultra-low power [[x86]] microserver [[system on a chip]] introduced by [[Intel]] in 2017. The C3508, which is manufactured on a [[14 nm process]], is based on the {{intel|Goldmont|l=arch}} microarchitecture. This chip operates at 1.6 GHz with a [[TDP]] of 11.25 W. The C3508 supports up to 256 GiB of dual-channel DDR4-1866 [[ECC]] memory. This model is part of {{intel|Denverton|l=core}}'s [[part of::Internet of Things and eTEMP SKUs]] which come with integrated {{intel|QuickAssist Technology}} and support extended ambient operating temperature (-40 °C to 85 °C). |
== Cache == | == Cache == | ||
Line 72: | Line 73: | ||
|bandwidth schan=13.91 GiB/s | |bandwidth schan=13.91 GiB/s | ||
|bandwidth dchan=27.82 GiB/s | |bandwidth dchan=27.82 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | This chip incorporates 8 high-speed I/O (HSIO) lanes that may be configured as any combination of the following: | ||
+ | {{expansions main | ||
+ | | | ||
+ | {{expansions entry | ||
+ | |type=PCIe | ||
+ | |pcie revision=3.0 | ||
+ | |pcie lanes=8 | ||
+ | |pcie config=x8 | ||
+ | |pcie config 2=x4 | ||
+ | |pcie config 3=x2 | ||
+ | |pcie config 4=x1 | ||
+ | }} | ||
+ | {{expansions entry | ||
+ | |type=USB | ||
+ | |usb revision=3.0 | ||
+ | |usb ports=8 | ||
+ | }} | ||
+ | {{expansions entry | ||
+ | |type=SATA | ||
+ | |sata revision=3.0 | ||
+ | |sata ports=8 | ||
+ | }} | ||
+ | {{expansions entry | ||
+ | |type=HSIO | ||
+ | |hsio lanes=8 | ||
+ | }} | ||
+ | }} | ||
+ | |||
+ | == Networking == | ||
+ | {{network | ||
+ | |eth opts=Yes | ||
+ | |2.5ge=Yes | ||
+ | |2.5ge ports=4 | ||
}} | }} | ||
Line 152: | Line 189: | ||
|securekey=No | |securekey=No | ||
|osguard=No | |osguard=No | ||
+ | |intqat=Yes | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 166: | Line 204: | ||
|xfr=No | |xfr=No | ||
}} | }} | ||
+ | |||
+ | * Intel's Integrated {{intel|QuickAssist Technology}} supports a rate of up to 5 Gbps. |
Latest revision as of 00:12, 15 August 2019
Edit Values | |||||||||||
Atom C3508 | |||||||||||
General Info | |||||||||||
Designer | Intel | ||||||||||
Manufacturer | Intel | ||||||||||
Model Number | C3508 | ||||||||||
Part Number | HW8076503693501 | ||||||||||
S-Spec | SR3JX | ||||||||||
Market | Server, Embedded | ||||||||||
Introduction | August 15, 2017 (announced) August 15, 2017 (launched) | ||||||||||
Shop | Amazon | ||||||||||
General Specs | |||||||||||
Family | Atom | ||||||||||
Series | 3000 | ||||||||||
Locked | Yes | ||||||||||
Frequency | 1,600 MHz | ||||||||||
Clock multiplier | 16 | ||||||||||
Microarchitecture | |||||||||||
ISA | x86-64 (x86) | ||||||||||
Microarchitecture | Goldmont | ||||||||||
Core Name | Denverton | ||||||||||
Core Family | 6 | ||||||||||
Core Model | 95 | ||||||||||
Core Stepping | B1 | ||||||||||
Process | 14 nm | ||||||||||
Technology | CMOS | ||||||||||
Word Size | 64 bit | ||||||||||
Cores | 4 | ||||||||||
Threads | 4 | ||||||||||
Max Memory | 256 GiB | ||||||||||
Multiprocessing | |||||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||||
Electrical | |||||||||||
TDP | 11.25 W | ||||||||||
Tjunction | 0 °C – 100 °C | ||||||||||
Tcase | 0 °C – 90 °C | ||||||||||
Tstorage | -25 °C – 125 °C | ||||||||||
Tambient | -40 °C – 85 °C | ||||||||||
Packaging | |||||||||||
|
Atom C3508 is a 64-bit quad-core ultra-low power x86 microserver system on a chip introduced by Intel in 2017. The C3508, which is manufactured on a 14 nm process, is based on the Goldmont microarchitecture. This chip operates at 1.6 GHz with a TDP of 11.25 W. The C3508 supports up to 256 GiB of dual-channel DDR4-1866 ECC memory. This model is part of Denverton's Internet of Things and eTEMP SKUs which come with integrated QuickAssist Technology and support extended ambient operating temperature (-40 °C to 85 °C).
Cache[edit]
- Main article: Goldmont § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
This chip incorporates 8 high-speed I/O (HSIO) lanes that may be configured as any combination of the following:
Expansion Options |
|||||||||||||
|
Networking[edit]
Networking
|
||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||
|
- Intel's Integrated QuickAssist Technology supports a rate of up to 5 Gbps.
Facts about "Atom C3508 - Intel"
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Memory Protection Extensions + |
has intel enhanced speedstep technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
l1$ size | 224 KiB (229,376 B, 0.219 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
max memory bandwidth | 27.82 GiB/s (28,487.68 MiB/s, 29.871 GB/s, 29,871.498 MB/s, 0.0272 TiB/s, 0.0299 TB/s) + |
max memory channels | 2 + |
part of | Internet of Things and eTEMP SKUs + |
supported memory type | DDR3L-1600 + and DDR4-1866 + |
x86/has memory protection extensions | true + |