From WikiChip
Difference between revisions of "intel/80486/486dx2-66"
(also revert L1 associativity back to 4 (=revert to version from 13 December 2017 by ChippyBot)) |
|||
(12 intermediate revisions by 5 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|i486DX2-66}} | {{intel title|i486DX2-66}} | ||
− | {{ | + | {{chip |
| name = Intel i486DX2-66 | | name = Intel i486DX2-66 | ||
| image = Intel 80486DX2 top.jpg | | image = Intel 80486DX2 top.jpg | ||
Line 44: | Line 44: | ||
| s-spec es = | | s-spec es = | ||
| s-spec qs = Q0609 | | s-spec qs = Q0609 | ||
− | | s-spec qs | + | | s-spec qs 2 = Q0618 |
− | | s-spec qs | + | | s-spec qs 3 = Q0652 |
| cpuid = 433 | | cpuid = 433 | ||
| cpuid 2 = 435 | | cpuid 2 = 435 | ||
Line 65: | Line 65: | ||
| core count = 1 | | core count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
+ | |||
− | |||
| power = 4.88 W | | power = 4.88 W | ||
| v core = 5 V | | v core = 5 V | ||
Line 91: | Line 91: | ||
{{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | {{main|intel/microarchitectures/80486#Memory_Hierarchy|l1=80486 § Cache}} | ||
{{cache info | {{cache info | ||
− | |l1 cache=8 | + | |l1 cache=8 KiB |
− | |l1 break=1x8 | + | |l1 break=1x8 KiB |
|l1 desc=4-way set associative | |l1 desc=4-way set associative | ||
− | |l1 extra=(unified, write-through policy ) | + | |l1 extra=(unified, write-through policy) |
}} | }} | ||
Line 107: | Line 107: | ||
File:Intel i486 DX2 66 CPU SX750.jpg|A80486DX2-66, S-Spec SX750 | File:Intel i486 DX2 66 CPU SX750.jpg|A80486DX2-66, S-Spec SX750 | ||
File:Intel i486 DX2 66 CPU SX955.jpg|A80486DX2-66, S-Spec SX955 | File:Intel i486 DX2 66 CPU SX955.jpg|A80486DX2-66, S-Spec SX955 | ||
+ | File:Intel i486 DX2 66 MHz CPU SX955.jpg|A80486DX2-66, S-Spec SX955 | ||
+ | File:Intel i486 dx2 66mhz 2007 03 27.jpg|A80486DX2-66, S-Spec SX955 | ||
+ | File:Intel i486 Dx2.JPG|A80486DX2-66, S-Spec SX911 | ||
+ | File:Intel i486 DX2.JPG|A80486DX2-66, S-Spec SX911 | ||
</gallery> | </gallery> | ||
== See also == | == See also == | ||
* {{intel|80486|80486 family}} | * {{intel|80486|80486 family}} |
Latest revision as of 05:28, 15 February 2024
Edit Values | |
Intel i486DX2-66 | |
A80486DX2-66, S-Spec SX645 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | i486DX2-66 |
Part Number | A80486DX2-66, A80486DX2SA66, MA80486DX2-66, A80P24-66, MQ80486DX2-66, TQ80486DX266 |
S-Spec | SK058, SK080, SX645, SX725, SX731, SX739, SX744, SX750, SX759, SX762, SX807, SX911, SX955, SYE36 Q0609 (QS), Q0618 (QS), Q0652 (QS) |
Introduction | March 3, 1992 (launched) |
Shop | Amazon |
General Specs | |
Family | 80486 |
Series | 486DX2 |
Frequency | 66 MHz |
Bus type | FSB |
Bus speed | 33 MHz |
Bus rate | 33 MT/s |
Clock multiplier | 2 |
CPUID | 433, 435, 436 |
Microarchitecture | |
Microarchitecture | 80486 |
Core Name | 486DX2 |
Process | 1 µm, 800 nm |
Technology | CMOS |
Word Size | 32 bit |
Cores | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 4.88 W |
Vcore | 5 V ± 5% |
OP Temperature | 0 °C – 85 °C |
i486DX2-66 was a fourth-generation x86 microprocessor introduced by Intel in 1992. This chip, which is based on the 80486 microarchitecture, had a clock doubler operating at 66 MHz, twice the bus frequency. Like the original i486DX, this chip implemented the 80387 FPU on-die and incorporated System Management Mode (SMM).
Contents
Cache[edit]
- Main article: 80486 § Cache
Cache Info [Edit Values] | ||
L1$ | 8 KiB 8,192 B 0.00781 MiB |
1x8 KiB 4-way set associative (unified, write-through policy) |
Graphics[edit]
This chip had no integrated graphics processing unit.
Features[edit]
- System Management Mode (SMM)
Gallery[edit]
See also[edit]
Facts about "i486DX2-66 - Intel"
base frequency | 66 MHz (0.066 GHz, 66,000 kHz) + |
bus rate | 33 MT/s (0.033 GT/s, 33,000 kT/s) + |
bus speed | 33 MHz (0.033 GHz, 33,000 kHz) + |
bus type | FSB + |
clock multiplier | 2 + |
core count | 1 + |
core name | 486DX2 + |
core voltage | 5 V (50 dV, 500 cV, 5,000 mV) + |
core voltage tolerance | 5% + |
cpuid | 433 +, 435 + and 436 + |
designer | Intel + |
family | 80486 + |
first launched | March 3, 1992 + |
full page name | intel/80486/486dx2-66 + |
instance of | microprocessor + |
l1$ description | 4-way set associative + |
l1$ size | 8 KiB (8,192 B, 0.00781 MiB) + |
ldate | March 3, 1992 + |
main image | + |
main image caption | A80486DX2-66, S-Spec SX645 + |
manufacturer | Intel + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max operating temperature | 85 °C + |
microarchitecture | 80486 + |
min operating temperature | 0 °C + |
model number | i486DX2-66 + |
name | Intel i486DX2-66 + |
part number | A80486DX2-66 +, A80486DX2SA66 +, MA80486DX2-66 +, A80P24-66 +, MQ80486DX2-66 + and TQ80486DX266 + |
power dissipation | 4.88 W (4,880 mW, 0.00654 hp, 0.00488 kW) + |
process | 1,000 nm (1 μm, 0.001 mm) + and 800 nm (0.8 μm, 8.0e-4 mm) + |
s-spec | SK058 +, SK080 +, SX645 +, SX725 +, SX731 +, SX739 +, SX744 +, SX750 +, SX759 +, SX762 +, SX807 +, SX911 +, SX955 + and SYE36 + |
s-spec (qs) | Q0609 +, Q0618 + and Q0652 + |
series | 486DX2 + |
smp max ways | 1 + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |