From WikiChip
Editing zhaoxin/kaixian/kx-u6880
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 37: | Line 37: | ||
== Cache == | == Cache == | ||
− | {{main|zhaoxin/microarchitectures/ | + | {{main|zhaoxin/microarchitectures/wudaokou#Memory_Hierarchy|l1=WuDaoKou § Cache}} |
{{cache size | {{cache size | ||
|l1 cache=512 KiB | |l1 cache=512 KiB |
Facts about "KaiXian KX-U6880 - Zhaoxin"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | KaiXian KX-U6880 - Zhaoxin#pcie + |
base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | PCIe 3.0 + |
clock multiplier | 30 + |
core count | 8 + |
designer | Zhaoxin + |
family | KaiXian + |
first announced | September 2018 + |
full page name | zhaoxin/kaixian/kx-u6880 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Trusted Execution Technology +, Intel VT-x + and Extended Page Tables + |
has intel trusted execution technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | ? + |
integrated gpu designer | Zhaoxin + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 32-way set associative + |
l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | September 2018 + |
main image | + |
main image caption | KX-U6880 front + |
manufacturer | TSMC + |
market segment | Desktop +, Mobile + and Embedded + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 47.68 GiB/s (48,824.32 MiB/s, 51.196 GB/s, 51,196.01 MB/s, 0.0466 TiB/s, 0.0512 TB/s) + |
max memory channels | 2 + |
microarchitecture | LuJiaZui + |
model number | KX-U6880 + |
name | KaiXian KX-U6880 + |
part number | KX-U6880 + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |
series | KX-6000 + |
smp max ways | 1 + |
supported memory type | DDR4-3200 + |
technology | CMOS + |
thread count | 8 + |
word size | 64 bit (8 octets, 16 nibbles) + |